JDEP 284H Foundations of Computer Systems

Processor Architecture I: Y86 Instruction Set Architecture

Dr. Steve Goddard goddard@cse.unl.edu

http://cse.unl.edu/~goddard/Courses/JDEP284

Giving credit where credit is due

- Most of slides for this lecture are based on slides created by Dr. Bryant, Carnegie Mellon University.
- I have modified them and added new slides.

Chapter Outline

Background

- Instruction sets
- Logic design
- Sequential Implementation • A simple, but not very fast processor design

Pipelining

- Get more things running simultaneously
- **Pipelined Implementation**
 - Make it work


Coverage


The Approach


- Work through designs for particular instruction set
 - Y86---a simplified version of the Intel IA32 (a.k.a. x86).
- If you know one, you more-or-less know them all
 Work at "microarchitectural" level
- Assemble basic hardware blocks into overall processor structure
 - » Memories. functional units. etc.
- Surround with control logic to make sure each instruction flows through properly
- Use simple hardware description language to describe
- control logic
- Can extend and modify
 Test via simulation


Topics


- ■Y86 ISA
- CISC vs. RISC
- ■High-level overview of MIPS ISA















Move	Instruction	Examp	les
IA32	Y86		Encoding


movl \$0xabcd, %edx	irmovl	\$0xabcd, %edx	30	82	cd	ab	00	00
movl %esp, %ebx	rrmovl	%esp, %ebx	20	43				
movl -12(%ebp),%ecx	mrmovl	-12(%ebp),%ecx	50	15	f4	ff	ff	ff
movl %esi,0x41c(%esp)	rmmovl	%esi,0x41c(%esp)	40	64	1c	04	00	00
movl \$0xabcd, (%eax)		-						
movl %eax, 12(%eax,%edx)		-						
<pre>movl (%ebp,%eax,4),%ecx</pre>		-						


























unix> yas eg.ys		
Generates "object contracts"	ode" file eg. vo	
Actually looks like	• •	
 Actually looks like 	disassembler output	
0x000: 308400010000	irmovl Stack,%esp	# Set up stack
0x006: 2045	rrmovl %esp,%ebp	# Set up frame
0x008: 308218000000	irmovl List,%edx	
0x00e: a028	pushl %edx	# Push argument
0x010: 8028000000	call len2	# Call Function
0x015: 10	halt	# Halt
0x018:	.align 4	
0x018:	List:	# List of elements
0x018: b3130000	.long 5043	
0x01c: ed170000	.long 6125	
0x020: e31c0000	.long 7395	
0x024: 00000000	.long 0	

nix> yis eg.yo		
Instruction set	simulator	
		ion on processor state
	les in state from orig	•
		·
		xception 'HLT', CC Z=1 S=0 O=0
Changes to regis	sters: 0x0000000	0×0000003
%eax:	0x00000000	0x0000003
%edx:	0x00000000	0x00000028
%esp:	0x00000000	
%ebp:	0x00000000	0x00000100
%esi:	0x0000000	0x0000004
Changes to memor	:y:	
0x00f4:	0x0000000	0x0000100
0x00f8:	0x0000000	0x0000015
0x00fc:	0x00000000	0x0000018

CISC Instruction Sets

- Complex Instruction Set Computer
- Dominant style through mid-80's
- Stack-oriented instruction set
 - Use stack to pass arguments, save program counter
 Explicit push and pop instructions
- Arithmetic instructions can access memory
 - addl %eax, 12(%ebx,%ecx,4)
 - requires memory read and write
 Complex address calculation

Condition codes

Set as side effect of arithmetic and logical instructions

Philosophy

Add instructions to perform "typical" programming tasks

RISC Instruction Sets

- Reduced Instruction Set Computer
- Internal project at IBM, later popularized by Hennessy (Stanford) and Patterson (Berkeley)

Fewer, simpler instructions


- Might take more to get given task done
- Can execute them with small and fast hardware


Register-oriented instruction set

- Many more (typically 32) registers
- Use for arguments, return pointer, temporaries
- Only load and store instructions can access memory Similar to Y86 mrmovl and rnmovl

No Condition codes

Test instructions return 0/1 in register





CISC vs. RISC

Original Debate

- Strong opinions!
- CISC proponents---easy for compiler, fewer code bytes
- RISC proponents---better for optimizing compilers, can make run fast with simple chip design

Current Status

- For desktop processors, choice of ISA not a technical issue
 - With enough hardware, can make anything run fast
 - Code compatibility more important
- For embedded processors, RISC makes sense
 Smaller, cheaper, less power

Summary

Y86 Instruction Set Architecture

- Similar state and instructions as IA32
- Simpler encodings
- Somewhere between CISC and RISC

How Important is ISA Design?

- Less now than before • With enough hardware, can make almost anything go fast
- Intel is moving away from IA32
- Does not allow enough parallel execution
- Introduced IA64
 - » 64-bit word sizes (overcome address space limitations)
 - » Radically different style of instruction set with explicit parallelism

 - » Requires sophisticated compilers