

Processor Architecture III: Sequential Implementation

Dr. Steve Goddard
goddard@cse.unl.edu

<http://cse.unl.edu/~goddard/Courses/JDEP284>

Giving credit where credit is due

- Most of slides for this lecture are based on slides created by Dr. Bryant, Carnegie Mellon University.
- I have modified them and added new slides.

2

Y86 Instruction Set


Byte	0	1	2	3	4	5
nop	0	0				
halt	1	0				
rrmovl rA, rB	2	0	rA	rB		
irmovl V, rB	3	0	8	rB		V
rrmovl rA, D(rB)	4	0	rA	rB		D
rrmovl D(rB), rA	5	0	rA	rB		D
opl rA, rB	6	fn	rA	rB		
jXX Dest	7	fn				Dest
call Dest	8	0				Dest
ret	9	0				
pushl rA	A	0	rA	8		
popl rA	B	0	rA	8		

3

Building Blocks


Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



4

Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

Data Types

- bool: Boolean
 - a, b, c, ...
- int: words
 - A, B, C, ...
 - Does not specify word size---bytes, 32-bit words, ...

Statements

- bool a = bool-expr ;
- int A = int-expr ;

5

HCL Operations

- Classify by type of value returned

Boolean Expressions

- Logic Operations
 - a && b, a || b, !a
- Word Comparisons
 - A == B, A != B, A < B, A <= B, A >= B, A > B
- Set Membership
 - A in { B, C, D }
 - » Same as A == B || A == C || A == D

Word Expressions

- Case expressions
 - [a : A; b : B; c : C]
 - Evaluate test expressions a, b, c, ... in sequence
 - Return word expression A, B, C, ... for first successful test

6


SEQ Hardware Structure

State

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions

Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter



SEQ Stages

Fetch

- Read instruction from instruction memory

Decode

- Read program registers

Execute

- Compute value or address

Memory


- Read or write data

Write Back


- Write program registers

PC

- Update program counter



Instruction Decoding




Instruction Format

- Instruction byte icode:ifun
- Optional register byte rA:rB
- Optional constant word valC

9

Executing Arith./Logical Operation



Fetch

- Read 2 bytes

Decode

- Read operand registers

Execute

- Perform operation
- Set condition codes

Memory

- Do nothing

Write back

- Update register

PC Update

- Increment PC by 2

10


Stage Computation: Arith/Log. Ops

	OP1 rA, rB	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$ valP $\leftarrow PC+2$	Read instruction byte Read register byte Compute next PC
Decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[rB]$	Read operand A Read operand B
Execute	valE $\leftarrow valB \text{ OP } valA$ Set CC	Perform ALU operation Set condition code register
Memory		
Write back	R[rB] $\leftarrow valE$	Write back result
PC update	PC $\leftarrow valP$	Update PC

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

11

Executing `rmmovl`



Fetch

- Read 6 bytes

Decode

- Read operand registers

Execute

- Compute effective address

Memory

- Write to memory

Write back

- Do nothing

PC Update

- Increment PC by 6

12

Stage Computation: `rmmovl`

<code>rmmovl rA, D(rB)</code>	
Fetch	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valC \leftarrow M_4[PC+2]$ $valP \leftarrow PC+6$
Decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$
Execute	$valE \leftarrow valB + valC$
Memory	$M_4[valE] \leftarrow valA$
Write back	
PC update	$PC \leftarrow valP$

Read instruction byte
Read register byte
Read displacement D
Compute next PC
Read operand A
Read operand B
Compute effective address
Write value to memory
Update PC

- Use ALU for address computation

13

Executing `popl`



- | | |
|--------------------------------|-------------------------------|
| Fetch | Memory |
| ■ Read 2 bytes | ■ Read from old stack pointer |
| Decode | Write back |
| ■ Read stack pointer | ■ Update stack pointer |
| Execute | ■ Write result to register |
| ■ Increment stack pointer by 4 | PC Update |
| | ■ Increment PC by 2 |

14

Stage Computation: `popl`


<code>popl rA</code>	
Fetch	$icode:ifun \leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$
Decode	$valA \leftarrow R[\%esp]$ $valB \leftarrow R[\%esp]$
Execute	$valE \leftarrow valB + 4$
Memory	$valM \leftarrow M_4[valA]$
Write back	$R[\%esp] \leftarrow valE$
PC update	$PC \leftarrow valP$

Read instruction byte
Read register byte
Compute next PC
Read stack pointer
Read stack pointer
Increment stack pointer
Read from stack
Update stack pointer
Write back result
Update PC

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

15

Executing Jumps



- | | |
|--|---|
| Fetch | Memory |
| ■ Read 5 bytes | ■ Do nothing |
| ■ Increment PC by 5 | Write back |
| Decode | ■ Do nothing |
| ■ Do nothing | PC Update |
| Execute | ■ Set PC to Dest if branch taken or to incremented PC if not branch |
| ■ Determine whether to take branch based on jump condition and condition codes | |

16

Stage Computation: Jumps


<code>jXX Dest</code>	
Fetch	$icode:ifun \leftarrow M_1[PC]$ $valC \leftarrow M_4[PC+1]$ $valP \leftarrow PC+5$
Decode	
Execute	$Bch \leftarrow Cond(CC, ifun)$
Memory	
Write back	
PC update	$PC \leftarrow Bch ? valC : valP$

Read instruction byte
Read destination address
Fall through address
Take branch?
Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

17

Executing `call`



- | | |
|--------------------------------|--|
| Fetch | Memory |
| ■ Read 5 bytes | ■ Write incremented PC to new value of stack pointer |
| ■ Increment PC by 5 | Write back |
| Decode | ■ Update stack pointer |
| ■ Read stack pointer | PC Update |
| Execute | ■ Set PC to Dest |
| ■ Decrement stack pointer by 4 | |

18


Stage Computation: call

call Dest		
Fetch	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	valC $\leftarrow M_4[PC+1]$	Read destination address
	valP $\leftarrow PC+5$	Compute return point
Decode	valB $\leftarrow R[\%esp]$	Read stack pointer
Execute	valE $\leftarrow valB + -4$	Decrement stack pointer
Memory	$M_4[valE] \leftarrow valP$	Write return value on stack
Write back	$R[\%esp] \leftarrow valE$	Update stack pointer
PC update	$PC \leftarrow valC$	Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

19

Executing ret



- | | |
|--------------------------------|--|
| Fetch | Memory |
| ■ Read 1 byte | ■ Read return address from old stack pointer |
| Decode | Write back |
| ■ Read stack pointer | ■ Update stack pointer |
| Execute | PC Update |
| ■ Increment stack pointer by 4 | ■ Set PC to return address |

20

Stage Computation: ret

ret		
Fetch	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
Decode	valA $\leftarrow R[\%esp]$	Read operand stack pointer
Execute	valB $\leftarrow R[\%esp]$	Read operand stack pointer
	valE $\leftarrow valB + 4$	Increment stack pointer
Memory	valM $\leftarrow M_4[valA]$	Read return address
Write back	$R[\%esp] \leftarrow valE$	Update stack pointer
PC update	$PC \leftarrow valM$	Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

21

Computation Steps

OPI rA, rB			
Fetch	icode,ifun	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	rA,rB	rA:rB $\leftarrow M_2[PC+1]$	Read register byte
	valC		[Read constant word]
	valP	valP $\leftarrow PC+2$	Compute next PC
Decode	valA,srcA	valA $\leftarrow R[rA]$	Read operand A
	valB,srcB	valB $\leftarrow R[rB]$	Read operand B
Execute	valE	valE $\leftarrow$ valB OP valA	Perform ALU operation
	Cond code	Set CC	Set condition code register
Memory	valM		[Memory read/write]
Write back	dstE	$R[rB] \leftarrow$ valE	Write back ALU result
	dstM		[Write back memory result]
PC update	PC	PC $\leftarrow$ valP	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

22

Computation Steps

		call Dest	
Fetch	icode:ifun	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
	rA,rB		[Read register byte]
	valC	valC $\leftarrow M_4[PC+1]$	Read constant word
	valP	valP $\leftarrow PC+5$	Compute next PC
Decode	valA, srcA		[Read operand A]
	valB, srcB	valB $\leftarrow R[\%esp]$	Read operand B
Execute	valE	valE $\leftarrow valB + -4$	Perform ALU operation
	Cond code		[Set condition code reg.]
Memory	valM	$M_4[valE] \leftarrow valP$	[Memory read/write]
Write back	dstE	$R[\%esp] \leftarrow valE$	[Write back ALU result]
back	dstM		Write back memory result
PC update	PC	PC $\leftarrow valC$	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

23

Computed Values


- | | | |
|---------------|------------------------|--------------------------|
| Fetch | | Execute |
| icode | Instruction code | ■ valE ALU result |
| ifun | Instruction function | ■ Bch Branch flag |
| rA | Instr. Register A | |
| rB | Instr. Register B | Memory |
| valC | Instruction constant | ■ valM Value from memory |
| valP | Incremented PC | |
| Decode | | |
| srcA | Register ID A | |
| srcB | Register ID B | |
| dstE | Destination Register E | |
| dstM | Destination Register M | |
| valA | Register value A | |
| valB | Register value B | |

24

SEQ Hardware


Key

- Blue boxes: predesigned hardware blocks
 - E.g., memories, ALU
- Gray boxes: control logic
 - Describe in HCL
- White ovals: labels for signals
- Thick lines: 32-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: 1-bit values



25

Fetch Logic




Predefined Blocks

- PC: Register containing PC
- Instruction memory: Read 6 bytes (PC to PC+5)
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC

26

Fetch Logic




Control Logic

- Instr. Valid: Is this instruction valid?
- Need regs: Does this instruction have a register bytes?
- Need valC: Does this instruction have a constant word?

27

Fetch Control Logic



28


Decode Logic

Register File

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 8 (no access)


Control Logic

- srcA, srcB: read port addresses
- dstA, dstB: write port addresses



29

A Source



30

E Destination

	OPl rA, rB	
Write-back	$R[rB] \leftarrow \text{valE}$	Write back result
	rmmovl rA, D(rB)	
Write-back		None
	popl rA	
Write-back	$R[\%esp] \leftarrow \text{valE}$	Update stack pointer
	jXX Dest	
Write-back		None
	call Dest	
Write-back	$R[\%esp] \leftarrow \text{valE}$	Update stack pointer
	ret	
Write-back	$R[\%esp] \leftarrow \text{valE}$	Update stack pointer


```

int dstE = {
    icode in { IRRMOVL, IIRMOVL, IOPL } : rB;
    icode in { IPUSHL, IPOPL, ICALL, IRET } : RSP;
    1 : RNONE; # Don't need register
};

```

31


Execute Logic

Units

- ALU
 - Implements 4 required functions
 - Generates condition code values
- CC
 - Register with 3 condition code bits
- bcond
 - Computes branch flag

Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



32

ALU A Input

	OPl rA, rB	
Execute	$\text{valE} \leftarrow \text{valB OP valA}$	Perform ALU operation
	rmmovl rA, D(rB)	
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	Compute effective address
	popl rA	
Execute	$\text{valE} \leftarrow \text{valB} + 4$	Increment stack pointer
	jXX Dest	
Execute		No operation
	call Dest	
Execute	$\text{valE} \leftarrow \text{valB} + -4$	Decrement stack pointer
	ret	
Execute	$\text{valE} \leftarrow \text{valB} + 4$	Increment stack pointer


```

int aluA = {
    icode in { IRRMOVL, IOPL } : valA;
    icode in { IRRMOVL, IIRMOVL, IMRMOVL } : valC;
    icode in { ICALL, IPUSHL } : -4;
    icode in { IRET, IPOPL } : 4;
    # Other instructions don't need ALU
};

```

33

ALU Operation

	OPl rA, rB	
Execute	$\text{valE} \leftarrow \text{valB OP valA}$	Perform ALU operation
	rmmovl rA, D(rB)	
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	Compute effective address
	popl rA	
Execute	$\text{valE} \leftarrow \text{valB} + 4$	Increment stack pointer
	jXX Dest	
Execute		No operation
	call Dest	
Execute	$\text{valE} \leftarrow \text{valB} + -4$	Decrement stack pointer
	ret	
Execute	$\text{valE} \leftarrow \text{valB} + 4$	Increment stack pointer


```

int alufun = {
    icode == IOPL : ifun;
    1 : ALUADD;
};

```

34


Memory Logic

Memory

- Reads or writes memory word

Control Logic

- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



35

Memory Address

Memory	OPl rA, rB	No operation
Memory	rmmovl rA, D(rB)	Write value to memory
Memory	$M_4[\text{valE}] \leftarrow \text{valA}$	
Memory	$\text{valM} \leftarrow M_4[\text{valA}]$	Read from stack
Memory	jXX Dest	No operation
Memory	call Dest	
Memory	$M_4[\text{valE}] \leftarrow \text{valP}$	Write return value on stack
Memory	ret	
Memory	$\text{valM} \leftarrow M_4[\text{valA}]$	Read return address

```

int mem_addr = {
    icode in { IRRMOVL, IPUSHL, ICALL, IMRMOVL } : valE;
    icode in { IPOPL, IRET } : valA;
    # Other instructions don't need address
};

```

36

Memory Read

	OPI rA, rB	
Memory		No operation
	rmmovl rA, D(rB)	
Memory	$M_4[valE] \leftarrow valA$	Write value to memory
	popl rA	
Memory	$valM \leftarrow M_4[valA]$	Read from stack
	jXX Dest	
Memory		No operation
	call Dest	
Memory	$M_4[valE] \leftarrow valP$	Write return value on stack
	ret	
Memory	$valM \leftarrow M_4[valA]$	Read return address


```
bool mem_read = icode in { IMRMOVL, IPOPL, IRET };
```

37

PC Update Logic

New PC

- Select next value of PC



38


PC Update

PC update	OPI rA, rB	
PC update	$PC \leftarrow valP$	Update PC
	rmmovl rA, D(rB)	
PC update	$PC \leftarrow valP$	Update PC
	popl rA	
PC update	$PC \leftarrow valP$	Update PC
	jXX Dest	
PC update	$PC \leftarrow Bch ? valC : valP$	Update PC
	call Dest	
PC update	$PC \leftarrow valC$	Set PC to destination
	ret	
PC update	$PC \leftarrow valM$	Set PC to return address

```
int new_pc = [
    icode == ICALL : valC;
    icode == IJXX && Bch : valC;
    icode == IRET : valM;
    1 : valP;
];
```

39

SEQ Operation



State

- PC register
 - Cond. Code register
 - Data memory
 - Register file
- All updated as clock rises


Combinational Logic

- ALU
- Control logic
- Memory reads
 - Instruction memory
 - Register file
 - Data memory

40

SEQ Operation #2

Clock	Cycle 1	Cycle 2	Cycle 3	Cycle 4
0x000:	irmovl 0x100, %eax # %eax ← 0x100			
0x004:	irmovl 0x200, %edx # %edx ← 0x200			
0x008:	addl %edx, %ebx # %ebx ← 0x300 CC ← 000			
0x00c:	jg %dest # Not taken			




- state set according to second irmovl instruction
- combinational logic starting to react to state changes

41

SEQ Operation #3



Clock	Cycle 1	Cycle 2	Cycle 3	Cycle 4
0x000:	irmovl 0x100, %eax # %eax ← 0x100			
0x004:	irmovl 0x200, %edx # %edx ← 0x200			
0x008:	addl %edx, %ebx # %ebx ← 0x300 CC ← 000			
0x00c:	jg %dest # Not taken			



- state set according to second irmovl instruction
- combinational logic generates results for addl instruction

42



SEQ Operation #4



- state set according to addl instruction
- combinational logic starting to react to state changes

43

SEQ Operation #5



- state set according to addl instruction
- combinational logic generates results for je instruction

44

SEQ Summary

Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle

45