

## Processor Architecture III: Sequential Implementation

Dr. Steve Goddard  
goddard@cse.unl.edu

<http://cse.unl.edu/~goddard/Courses/JDEP284>

## Giving credit where credit is due

- Most of slides for this lecture are based on slides created by Dr. Bryant, Carnegie Mellon University.
- I have modified them and added new slides.

2

## Y86 Instruction Set

| Byte             | 0 | 1  | 2  | 3  | 4    | 5 |
|------------------|---|----|----|----|------|---|
| nop              | 0 | 0  |    |    |      |   |
| halt             | 1 | 0  |    |    |      |   |
| rmmovl rA, rB    | 2 | 0  | rA | rB |      |   |
| irmovl V, rB     | 3 | 0  | 8  | rB | V    |   |
| rmmovl rA, D(rB) | 4 | 0  | rA | rB | D    |   |
| mrmovl D(rB), rA | 5 | 0  | rA | rB | D    |   |
| opl rA, rB       | 6 | fn | rA | rB |      |   |
| jXX Dest         | 7 | fn |    |    | Dest |   |
| call Dest        | 8 | 0  |    |    | Dest |   |
| ret              | 9 | 0  |    |    |      |   |
| pushl rA         | A | 0  | rA | 8  |      |   |
| popl rA          | B | 0  | rA | 8  |      |   |


|      |   |   |  |  |  |  |
|------|---|---|--|--|--|--|
| addl | 6 | 0 |  |  |  |  |
| subl | 6 | 1 |  |  |  |  |
| andl | 6 | 2 |  |  |  |  |
| xorl | 6 | 3 |  |  |  |  |
| jmp  | 7 | 0 |  |  |  |  |
| jle  | 7 | 1 |  |  |  |  |
| jl   | 7 | 2 |  |  |  |  |
| je   | 7 | 3 |  |  |  |  |
| jne  | 7 | 4 |  |  |  |  |
| jge  | 7 | 5 |  |  |  |  |
| jg   | 7 | 6 |  |  |  |  |

3

## Building Blocks


### Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



### Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



4

## Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
  - Parts we want to explore and modify

### Data Types

- bool: Boolean
  - a, b, c, ...
- int: words
  - A, B, C, ...
  - Does not specify word size—bytes, 32-bit words, ...

### Statements

- bool a = bool-expr ;
- int A = int-expr ;

5

## HCL Operations

- Classify by type of value returned







### Boolean Expressions

- Logic Operations
  - a && b, a || b, !a
- Word Comparisons
  - A == B, A != B, A < B, A <= B, A >= B, A > B
- Set Membership
  - A in { B, C, D }
  - » Same as A == B || A == C || A == D

### Word Expressions

- Case expressions
  - [ a : A; b : B; c : C ]
  - Evaluate test expressions a, b, c, ... in sequence
  - Return word expression A, B, C, ... for first successful test

6



## Stage Computation: `rmmovl`

| rmmovl rA, D(rB) |                                 |                           |
|------------------|---------------------------------|---------------------------|
| Fetch            | icode:ifun $\leftarrow M_1[PC]$ | Read instruction byte     |
|                  | rA:rB $\leftarrow M_1[PC+1]$    | Read register byte        |
|                  | valC $\leftarrow M_4[PC+2]$     | Read displacement D       |
|                  | valP $\leftarrow PC+6$          | Compute next PC           |
| Decode           | valA $\leftarrow R[rA]$         | Read operand A            |
|                  | valB $\leftarrow R[rB]$         | Read operand B            |
| Execute          | valE $\leftarrow valB + valC$   | Compute effective address |
| Memory           | $M_4[valE] \leftarrow valA$     | Write value to memory     |
| Write back       |                                 |                           |
| PC update        | PC $\leftarrow valP$            | Update PC                 |

- Use ALU for address computation

13

## Executing `popl`



|                |  |                   |  |
|----------------|--|-------------------|--|
| <b>Fetch</b>   | <ul style="list-style-type: none"> <li>■ Read 2 bytes</li> </ul>                 | <b>Memory</b>     | <ul style="list-style-type: none"> <li>■ Read from old stack pointer</li> </ul>                              |
| <b>Decode</b>  | <ul style="list-style-type: none"> <li>■ Read stack pointer</li> </ul>           | <b>Write back</b> | <ul style="list-style-type: none"> <li>■ Update stack pointer</li> <li>■ Write result to register</li> </ul> |
| <b>Execute</b> | <ul style="list-style-type: none"> <li>■ Increment stack pointer by 4</li> </ul> | <b>PC Update</b>  | <ul style="list-style-type: none"> <li>■ Increment PC by 2</li> </ul>  |

14


## Stage Computation: `popl`

| popl rA    |                                 |                         |
|------------|---------------------------------|-------------------------|
| Fetch      | icode:ifun $\leftarrow M_1[PC]$ | Read instruction byte   |
|            | rA:rB $\leftarrow M_1[PC+1]$    | Read register byte      |
| Decode     | valP $\leftarrow PC+2$          | Compute next PC         |
|            | valA $\leftarrow R[\%esp]$      | Read stack pointer      |
| Execute    | valB $\leftarrow R[\%esp]$      | Read stack pointer      |
|            | valE $\leftarrow valB + 4$      | Increment stack pointer |
| Memory     | valM $\leftarrow M_4[valA]$     | Read from stack         |
| Write back | R[%esp] $\leftarrow valE$       | Update stack pointer    |
| PC update  | R[rA] $\leftarrow valM$         | Write back result       |
|            | PC $\leftarrow valP$            | Update PC               |

- Use ALU to increment stack pointer
- Must update two registers
  - Popped value
  - New stack pointer

15

## Executing Jumps



|                |  |                   |   |
|----------------|--|-------------------|---|
| <b>Fetch</b>   | <ul style="list-style-type: none"> <li>■ Read 5 bytes</li> <li>■ Increment PC by 5</li> </ul>                                    | <b>Memory</b>     | <ul style="list-style-type: none"> <li>■ Do nothing</li> </ul>  |
| <b>Decode</b>  | <ul style="list-style-type: none"> <li>■ Do nothing</li> </ul>   | <b>Write back</b> | <ul style="list-style-type: none"> <li>■ Do nothing</li> </ul>  |
| <b>Execute</b> | <ul style="list-style-type: none"> <li>■ Determine whether to take branch based on jump condition and condition codes</li> </ul> | <b>PC Update</b>  | <ul style="list-style-type: none"> <li>■ Set PC to Dest if branch taken or to incremented PC if not branch</li> </ul> |

16


## Stage Computation: Jumps

| jXX Dest   |  |                          |
|------------|--|--------------------------|
| Fetch      | icode:ifun $\leftarrow M_1[PC]$                        | Read instruction byte    |
|            | valC $\leftarrow M_4[PC+1]$                            | Read destination address |
|            | valP $\leftarrow PC+5$                                 | Fall through address     |
| Decode     |  |                          |
| Execute    | Bch $\leftarrow \text{Cond}(CC, ifun)$                 | Take branch?             |
| Memory     |  |                          |
| Write back |  |                          |
| PC update  | PC $\leftarrow \text{Bch} ? \text{valC} : \text{valP}$ | Update PC                |

- Compute both addresses
- Choose based on setting of condition codes and branch condition

17

## Executing `call`



|                |   |                   |  |
|----------------|---|-------------------|--|
| <b>Fetch</b>   | <ul style="list-style-type: none"> <li>■ Read 5 bytes</li> <li>■ Increment PC by 5</li> </ul> | <b>Memory</b>     | <ul style="list-style-type: none"> <li>■ Write incremented PC to new value of stack pointer</li> </ul> |
| <b>Decode</b>  | <ul style="list-style-type: none"> <li>■ Read stack pointer</li> </ul>                        | <b>Write back</b> | <ul style="list-style-type: none"> <li>■ Update stack pointer</li> </ul>                               |
| <b>Execute</b> | <ul style="list-style-type: none"> <li>■ Decrement stack pointer by 4</li> </ul>              | <b>PC Update</b>  | <ul style="list-style-type: none"> <li>■ Set PC to Dest</li> </ul>                                     |

18


## Stage Computation: call

| call Dest |   |  |
|-----------|---|--|
| Fetch     | icode:ifun $\leftarrow M_1[PC]$                       | Read instruction byte                            |
|           | valC $\leftarrow M_4[PC+1]$<br>valP $\leftarrow PC+5$ | Read destination address<br>Compute return point |
| Decode    | valB $\leftarrow R[\%esp]$                            | Read stack pointer                               |
| Execute   | valE $\leftarrow valB + -4$                           | Decrement stack pointer                          |
| Memory    | $M_4[valE] \leftarrow valP$                           | Write return value on stack                      |
| Write     | $R[\%esp] \leftarrow valE$                            | Update stack pointer                             |
| back      |   |  |
| PC update | $PC \leftarrow valC$                                  | Set PC to destination                            |

- Use ALU to decrement stack pointer
- Store incremented PC

19

## Executing ret



- |                                |  |
|--------------------------------|--|
| <b>Fetch</b>                   | <b>Memory</b>                                |
| ■ Read 1 byte                  | ■ Read return address from old stack pointer |
| <b>Decode</b>                  | <b>Write back</b>                            |
| ■ Read stack pointer           | ■ Update stack pointer                       |
| <b>Execute</b>                 | <b>PC Update</b>                             |
| ■ Increment stack pointer by 4 | ■ Set PC to return address                   |

20

## Stage Computation: ret

| ret       |                                 |                            |
|-----------|---------------------------------|----------------------------|
| Fetch     | icode:ifun $\leftarrow M_1[PC]$ | Read instruction byte      |
|           |                                 |                            |
| Decode    | valA $\leftarrow R[\%esp]$      | Read operand stack pointer |
|           | valB $\leftarrow R[\%esp]$      | Read operand stack pointer |
| Execute   | valE $\leftarrow valB + 4$      | Increase stack pointer     |
| Memory    | valM $\leftarrow M_4[valA]$     | Read return address        |
| Write     | $R[\%esp] \leftarrow valE$      | Update stack pointer       |
| back      |                                 |                            |
| PC update | $PC \leftarrow valM$            | Set PC to return address   |

- Use ALU to increment stack pointer
- Read return address from memory

21

## Computation Steps

|           |            | OPI rA, rB                              |                             |
|-----------|------------|---|-----------------------------|
| Fetch     | icode,ifun | icode:ifun $\leftarrow M_1[PC]$         | Read instruction byte       |
|           | rA,rB      | rA:rB $\leftarrow M_4[PC+1]$            | Read register byte          |
|           | valC       |   | [Read constant word]        |
|           | valP       | valP $\leftarrow PC+2$                  | Compute next PC             |
| Decode    | valA,srcA  | valA $\leftarrow R[rA]$                 | Read operand A              |
|           | valB,srcB  | valB $\leftarrow R[rB]$                 | Read operand B              |
| Execute   | valE       | valE $\leftarrow valB \text{ OP } valA$ | Perform ALU operation       |
|           | Cond code  | Set CC                                  | Set condition code register |
| Memory    | valM       |   | [Memory read/write]         |
| Write     | dstE       | $R[rB] \leftarrow valE$                 | Write back ALU result       |
|           | dstM       |   | [Write back memory result]  |
| back      |            |   | Update PC                   |
| PC update | PC         | $PC \leftarrow valP$                    |                             |

- All instructions follow same general pattern
- Differ in what gets computed on each step

22

## Computation Steps

|           |            | call Dest                       |                           |
|-----------|------------|---------------------------------|---------------------------|
| Fetch     | icode,ifun | icode:ifun $\leftarrow M_1[PC]$ | Read instruction byte     |
|           | rA,rB      |                                 | [Read register byte]      |
|           | valC       | valC $\leftarrow M_4[PC+1]$     | Read constant word        |
|           | valP       | valP $\leftarrow PC+5$          | Compute next PC           |
| Decode    | valA,srcA  |                                 | [Read operand A]          |
|           | valB,srcB  | valB $\leftarrow R[\%esp]$      | Read operand B            |
| Execute   | valE       | valE $\leftarrow valB + -4$     | Perform ALU operation     |
|           | Cond code  |                                 | [Set condition code reg.] |
| Memory    | valM       | $M_4[valE] \leftarrow valP$     | [Memory read/write]       |
| Write     | dstE       | $R[\%esp] \leftarrow valE$      | [Write back ALU result]   |
|           | dstM       |                                 | Write back memory result  |
| PC update | PC         | $PC \leftarrow valC$            | Update PC                 |

- All instructions follow same general pattern
- Differ in what gets computed on each step

23

## Computed Values


- |               |                        |                          |
|---------------|------------------------|--------------------------|
| <b>Fetch</b>  |                        | <b>Execute</b>           |
| icode         | Instruction code       | ■ valE ALU result        |
| ifun          | Instruction function   | ■ Bch Branch flag        |
| rA            | Instr. Register A      |                          |
| rB            | Instr. Register B      | <b>Memory</b>            |
| valC          | Instruction constant   | ■ valM Value from memory |
| valP          | Incremented PC         |                          |
| <b>Decode</b> |                        |                          |
| srcA          | Register ID A          |                          |
| srcB          | Register ID B          |                          |
| dstE          | Destination Register E |                          |
| dstM          | Destination Register M |                          |
| valA          | Register value A       |                          |
| valB          | Register value B       |                          |

24

## SEQ Hardware


### Key

- Blue boxes: predesigned hardware blocks
  - E.g., memories, ALU
- Gray boxes: control logic
  - Describe in HCL
- White ovals: labels for signals
- Thick lines: 32-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: 1-bit values



25

## Fetch Logic




### Predefined Blocks

- PC: Register containing PC
- Instruction memory: Read 6 bytes (PC to PC+5)
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC

26

## Fetch Logic




### Control Logic

- Instr. Valid: Is this instruction valid?
- Need regs: Does this instruction have a register bytes?
- Need valC: Does this instruction have a constant word?

27

## Fetch Control Logic



```
bool need_regs =
    icode in { IRRMOVL, IOPL, IPUSHL, IPOPL,
              IIRMOVL, IRMMOVL, IMRMOVL };


bool instr_valid = icode in
    { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL,
      IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
```

28

## Decode Logic

### Register File

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 8 (no access)




### Control Logic

- srcA, srcB: read port addresses
- dstA, dstB: write port addresses

29

## A Source



```
int srcA = [
    icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
    icode in { IPOPL, IRET } : RESP;
    1 : RNONE; # Don't need register
];
```

30

## E Destination

|            |                  |                      |
|------------|------------------|----------------------|
| Write-back | OPI rA, rB       | Write back result    |
| Write-back | R(rB) ← valE     |                      |
| Write-back | rmmovl rA, D(rB) | None                 |
| Write-back | popl rA          | Update stack pointer |
| Write-back | R(%esp) ← valE   |                      |
| Write-back | jXX Dest         | None                 |
| Write-back | call Dest        | Update stack pointer |
| Write-back | R(%esp) ← valE   |                      |
| Write-back | ret              | Update stack pointer |
| Write-back | R(%esp) ← valE   |                      |

```
int dstE = {
    icode in { IRRMOVL, IIRMOVL, IOPL } : rB;
    icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
    1 : RNONE; # Don't need register
};
```

31


## Execute Logic

### Units

- ALU
  - Implements 4 required functions
  - Generates condition code values
- CC
  - Register with 3 condition code bits
- bcond
  - Computes branch flag

### Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



32

## ALU A Input

|         |                     |                           |
|---------|---------------------|---------------------------|
| Execute | OPI rA, rB          | Perform ALU operation     |
| Execute | valE ← valB OP valA |                           |
| Execute | rmmovl rA, D(rB)    | Compute effective address |
| Execute | valE ← valB + valC  |                           |
| Execute | popl rA             | Increment stack pointer   |
| Execute | valE ← valB + 4     |                           |
| Execute | jXX Dest            | No operation              |
| Execute | call Dest           | Decrement stack pointer   |
| Execute | valE ← valB + -4    |                           |
| Execute | ret                 | Increment stack pointer   |
| Execute | valE ← valB + 4     |                           |

```
int aluA = {
    icode in { IRRMOVL, IOPL } : valA;
    icode in { IRRMOVL, IIRMOVL, IMRMOVL } : valC;
    icode in { ICALL, IPUSHL } : -4;
    icode in { IRET, IPOPL } : 4;
    # Other instructions don't need ALU
};
```

33

## ALU Operation

|         |                     |                           |
|---------|---------------------|---------------------------|
| Execute | OPI rA, rB          | Perform ALU operation     |
| Execute | valE ← valB OP valA |                           |
| Execute | rmmovl rA, D(rB)    | Compute effective address |
| Execute | valE ← valB + valC  |                           |
| Execute | popl rA             | Increment stack pointer   |
| Execute | valE ← valB + 4     |                           |
| Execute | jXX Dest            | No operation              |
| Execute | call Dest           | Decrement stack pointer   |
| Execute | valE ← valB + -4    |                           |
| Execute | ret                 | Increment stack pointer   |
| Execute | valE ← valB + 4     |                           |

```
int alufun = {
    icode == IOPL : ifun;
    1 : ALUADD;
};
```

34


## Memory Logic

### Memory

- Reads or writes memory word

### Control Logic

- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



35

## Memory Address

|        |                              |                             |
|--------|------------------------------|-----------------------------|
| Memory | OPI rA, rB                   | No operation                |
| Memory | rmmovl rA, D(rB)             | Write value to memory       |
| Memory | M <sub>4</sub> [valE] ← valA |                             |
| Memory | popl rA                      | Read from stack             |
| Memory | valM ← M <sub>4</sub> [valA] |                             |
| Memory | jXX Dest                     | No operation                |
| Memory | call Dest                    | Write return value on stack |
| Memory | M <sub>4</sub> [valE] ← valP |                             |
| Memory | ret                          | Read return address         |
| Memory | valM ← M <sub>4</sub> [valA] |                             |

```
int mem_addr = {
    icode in { IRRMOVL, IPUSHL, ICALL, IMRMOVL } : valE;
    icode in { IPOPL, IRET } : valA;
    # Other instructions don't need address
};
```

36

## Memory Read


|        |                              |                             |
|--------|------------------------------|-----------------------------|
|        | OPl rA, rB                   | No operation                |
| Memory | rmmovl rA, D(rB)             | Write value to memory       |
| Memory | M <sub>4</sub> [valE] ← valA |                             |
|        | popl rA                      | Read from stack             |
| Memory | valM ← M <sub>4</sub> [valA] |                             |
|        | jXX Dest                     | No operation                |
| Memory | call Dest                    | Write return value on stack |
| Memory | M <sub>4</sub> [valE] ← valP |                             |
|        | ret                          | Read return address         |
| Memory | valM ← M <sub>4</sub> [valA] |                             |

```
bool mem_read = icode in { IMRMOVL, IPOPL, IRET };
```

37

## PC Update Logic

New PC  
 ■ Select next value of PC



38


## PC Update

|           |                        |                          |
|-----------|------------------------|--------------------------|
| PC update | OPl rA, rB             | Update PC                |
|           | PC ← valP              |                          |
| PC update | rmmovl rA, D(rB)       | Update PC                |
|           | PC ← valP              |                          |
| PC update | popl rA                | Update PC                |
|           | PC ← valP              |                          |
| PC update | jXX Dest               | Update PC                |
|           | PC ← Bch ? valC : valP |                          |
| PC update | call Dest              | Set PC to destination    |
|           | PC ← valC              |                          |
| PC update | ret                    | Set PC to return address |
|           | PC ← valM              |                          |

```
int new_pc = [
    icode == ICALL : valC;
    icode == IJXX && Bch : valC;
    icode == IRET : valM;
    1 : valP;
];
```

39

## SEQ Operation



### State

- PC register
  - Cond. Code register
  - Data memory
  - Register file
- All updated as clock rises


### Combinational Logic

- ALU
- Control logic
- Memory reads
  - Instruction memory
  - Register file
  - Data memory

40

## SEQ Operation #2

|       |  |  |  |                            |
|-------|--|--|--|----------------------------|
| Clock | Cycle 1                                    | Cycle 2                                    | Cycle 3  | Cycle 4                    |
|       | 0x000: irmovl \$0x100, %ebx # %ebx ← 0x100 | 0x006: irmovl \$0x200, %edx # %edx ← 0x200 | 0x00c: addl %edx, %ebx # %ebx ← 0x300 CC ← 000 | 0x00e: ja %ebx # Not taken |




- state set according to second irmovl instruction
- combinational logic starting to react to state changes

41

## SEQ Operation #3



|       |  |  |  |                            |
|-------|--|--|--|----------------------------|
| Clock | Cycle 1                                    | Cycle 2                                    | Cycle 3  | Cycle 4                    |
|       | 0x000: irmovl \$0x100, %ebx # %ebx ← 0x100 | 0x006: irmovl \$0x200, %edx # %edx ← 0x200 | 0x00c: addl %edx, %ebx # %ebx ← 0x300 CC ← 000 | 0x00e: ja %ebx # Not taken |



- state set according to second irmovl instruction
- combinational logic generates results for addl instruction

42



## SEQ Operation #4



- state set according to addl instruction
- combinational logic starting to react to state changes

43

## SEQ Operation #5



- state set according to addl instruction
- combinational logic generates results for je instruction

44

## SEQ Summary

### Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

### Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle

45