SlideShare a Scribd company logo
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
DOI:10.5121/ijcax.2017.4301 1
TRACE LENGTH CALCULATION ON PCBS
Shlaghya S Vasista
M.Tech CSE, BMS College of Engineering, India
ABSTRACT
The design of silicon chips in every semiconductor industry involves the testing of these chips with other
components on the board. The platform developed acts as power on vehicle for the silicon chips. This
Printed Circuit Board design that serves as a validation platform is foundational to the semiconductor
industry.
The manual/repetitive design activities that accompany the development of this board must be minimized to
achieve high quality, improve design efficiency, and eliminate human-errors. One of the time consuming
tasks in the board design is the Trace Length matching. The paper aims to reduce the length matching time
by automating it using SKILL scripts.
KEYWORDS
Trace length calculation, Board design, SKILL script, python script
1. INTRODUCTION
The design of the Printed Circuit Board (PCB) can be done using any of the CAD tools.
Computer-aided design (CAD) can be defined as the use of computer systems to assist in the
creation, modification and analysis or optimization of a design. (Computer Aided Design and
Manufacturing, K.Lalit et al., 2008) PCB Designer speeds designs from placement through
routing till manufacturing with powerful features such as partitioning of design, RF design
capabilities, and interconnection of design planning. This PCB design solution is highly scalable
and production-proven to increase productivity and help the users to quickly ramp up to volume
production. SKILL is the scripting language used to build its ECAD tools.
2. PROBLEM STATEMENT
Before defining the problem of trace length calculation, understanding the board terms is
important.
A. Abbreviations and Acronyms
• Schematics: Schematics for electronic circuits are designed by design engineers using
EDA (electronic design automation) tools called as schematic capture tools. They are
drawn as a series of lines and symbols representing the circuit. (Engineering Drawing
and Design, David.A et al.) These apparatuses go past straightforward drawing of
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
2
devices and associations. They are integrated into the IC design flow for validation
and simulation of the circuit.
• Part number: Each of the elements on the Schematic design is associated with a part
number. The schematics use logical part numbers while the physical part numbers
specific to organizations are different.
• Symbols: An electronic symbol is a pictogram used to symbolize electrical and
electronic devices like wires, resistors, batteries and transistors in a schematic diagram
of a circuit. These symbols can vary between countries but are mostly standardized
internationally.
• Footprint: A footprint or a pattern is the arrangement of pads (in surface-mount
technology) or throughholes (in through-hole technology) used to electrically connect
and physically attach components to PCB. The pattern on a circuit board matches the
arrangement of leads on a component
• Library: A central database that stores all the symbol and footprints of different
boards
• Part Table File (.ptf extension): CAD tool’s file format for Schematic parts
• Net: A net is a conductor that interconnects 2 or more component terminals
• Microstrip and Stripline length: The length of the connection on external layers of
the circuit is called microstrip while the length in between the layers is called stripline
length
B. Trace Length Calculation
When a board design is in process, there are rules that need to be followed. One of the rules is
that the total length of high speed signal routings must not exceed a threshold value. The micro
strip and the strip line lengths must be extracted separately from the board to verify the lengths.
When a connection is made from a component U1 to component U2, the connection ends with a
resistor. This length is called as termination length or the dangling length.
To calculate lengths, the CAD tool provides in built reports which are drawn for a given board.
There is a layer by layer length report that can be extracted from this tool. This provides the
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
3
length of each connection on multiple layers. The total length of a connection and the dangling
lengths must be manually extracted from the report.
The board design will be followed by the board tape out. At each stage of the design, it must be
checked for its correctness. This means that the length reports from the CAD tool must be
extracted and the manual calculations must be done each time there is a change in the board. This
is a tedious task and consumes precious time during board tape outs.
3. PROPOSED SOLUTION
The solution to this problem is the development of a SKILL script that calculates the distance
between 2 components for all the nets in the board. The SKILL script starts the length calculation
from point1 and stops when point2 is reached. This eliminates the inclusion of the dangling
length.
It also separately calculates the length of the net as microstrip and stripline. The execution of this
script produces a text report that contains the net names, total lengths, micro strip and strip line
lengths. The script also provides the break point in the net if there exists any in the case of a T
junction. It provides separate lengths to each end point from the breakpoint observed. This will
help to calculate the dangling length but does not include it in the total length calculation.
4. IMPLEMENTATION
In electronic design, a netlist is a description of the connectivity of an electronic circuit. A single
netlist is a collection of several related lists. A much simpler definition states that a netlist
consists of a list of the terminals (pins) of the electronic components in a circuit and a list of the
electrical conductors that interconnect the terminals. A net is a conductor that interconnects two
or more component terminals.
Branches are edges of a circuit.
Each branch has children. Children can be “paths”, “vias” or “pins”. A path consists of line
segments or arc segments.
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
4
The below code snippet traverses the entire path, from Net Name till the segments. It obtains the
start and end points of the segments.
The line segments can be horizontal or vertical or odd as shown in the figure below. The length of
horizontal and vertical segments can be calculated by subtracting the x and y locations of the end
points. However the odd line length must be calculated using Pythagoras theorem.
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
5
The below code snippet shows the implementation of the line types.
The length of the line segments can be easily calculate d. These segments might also contain arcs
whose length might be crucial.
The arc length must be calculated separately as shown below in the code snippet.
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
6
5. RESULTS
The SKILL code is saved with a .il extension. The code can be loaded on the PCB Editor using
the command:
Load(“TLC.il”)
Once the script is loaded, the function name must be called to execute the script.
The function accepts inputs of component 1 and 2. The Netlist file can also be provided as an
input. In this solution, the netlist name and location are hardcoded in the program.
The output file is created in the same location where the script and the input files are stored. The
output file consists of the lengths as below.
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
7
6. CONCLUSION AND FUTURE WORK
The SKILL script developed helps calculate the lengths in minutes which earlier was taking more
than 1 working day. The script works significantly if the board design is accurate. It also works if
the board contains vias that are misplaced at the terminating end of the connection.
However, if the board contains vias that are misplaced at the connection beginning, the SKILL
script fails to extract the net length as it does not find the right pin in the beginning. The way to
find out the misplaced via and its length extraction when the board is not accurate is the future
work of this script.
ACKNOWLEDGEMENT
I would like to thank Intel India Pvt Ltd for having given me the opportunity to learn and develop
my skills in the area of board design and automation. Learning the CAD tool and its scripting
language is an added advantage to my career.
I would like to thank my manager and the guiding force behind this project, Mr.Suresh
Subramanyam, Engineering Manager, Client Research and Development, Intel India Pvt Ltd. I
would also like to thank my mentors Ramesh Pradeep, Intel India Pvt Ltd and C Yogasundram,
Intel India Pvt Ltd for their constant guidance in the project.
I would like to thank my college BMS College of Engineering for having given me the
opportunity to publish this paper. My sincere thanks to Dr.B.G.Prasad, Professor and HoD, CSE,
BMS College of Engineering, Bangalore.
REFERENCES
[1] Engineering Drawing and Design by David.A. Madsen, David.P.Madsen, 2012, P 811
[2] Computer Aided Design and Manufacturing by K.Lalit Narayan, K.Mallikarjun Rao, M.M.M.Sarcar
[3] http://www.intel.com
[4] http://library.intel.com
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
8
[5] https://intelpedia.intel.com
[6] http://www.extremetech.com
[7] https://en.wikipedia.org
[8] https://www.tutorialspoint.com

More Related Content

PDF
Netlist Optimization for CMOS Place and Route in MICROWIND
PDF
Layout Design Comparison of CMOS and Gate
PDF
Color Digital Sign Board using Altium Designer
PDF
IRJET - Embedded System Based Automatic PCB Drilling Machine
PDF
Noor’s Algorithmic Flow of Electronics and Communication Engineering
PDF
On-chip debugging for microprocessor design
PDF
Iaetsd design and simulation of high speed cmos full adder (2)
PDF
Finding the shortest path in a graph and its visualization using C# and WPF
Netlist Optimization for CMOS Place and Route in MICROWIND
Layout Design Comparison of CMOS and Gate
Color Digital Sign Board using Altium Designer
IRJET - Embedded System Based Automatic PCB Drilling Machine
Noor’s Algorithmic Flow of Electronics and Communication Engineering
On-chip debugging for microprocessor design
Iaetsd design and simulation of high speed cmos full adder (2)
Finding the shortest path in a graph and its visualization using C# and WPF

Similar to 4317ijcax01.pdf (20)

PDF
Application of a software programme language called python in determining the...
PDF
Design of Digital Parity Generator Layout using 0.7 micron Technology
DOCX
rahula.docx fhhhhhhhhhhhhhhhhuejnhejdjiwebndkj
PDF
Optimized Layout Design of Priority Encoder using 65nm Technology
PDF
Design and implementation of 32 bit alu using verilog
PDF
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
PDF
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
PDF
Investigating the Performance of NoC Using Hierarchical Routing Approach
PDF
Investigating the Performance of NoC Using Hierarchical Routing Approach
PDF
Design and Detection of Underground Cable Fault Using Raspberry Pi and IoT Sy...
PDF
Implementation of Carry Skip Adder using PTL
PDF
Design Efficient Wireless Monitoring Platform for Recycling Point Spots
PDF
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
PDF
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
PDF
Virtual Lab for Electronics
PDF
Efficient Layout Design of CMOS Full Subtractor
PDF
Layout Design of Low Power Half Adder using 90nm Technology
PDF
Minor Project Report on - short range personal 'RADAR'.
PDF
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
PPTX
Schematic and PCB Design Using Eagle
Application of a software programme language called python in determining the...
Design of Digital Parity Generator Layout using 0.7 micron Technology
rahula.docx fhhhhhhhhhhhhhhhhuejnhejdjiwebndkj
Optimized Layout Design of Priority Encoder using 65nm Technology
Design and implementation of 32 bit alu using verilog
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
Investigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing Approach
Design and Detection of Underground Cable Fault Using Raspberry Pi and IoT Sy...
Implementation of Carry Skip Adder using PTL
Design Efficient Wireless Monitoring Platform for Recycling Point Spots
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
Virtual Lab for Electronics
Efficient Layout Design of CMOS Full Subtractor
Layout Design of Low Power Half Adder using 90nm Technology
Minor Project Report on - short range personal 'RADAR'.
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
Schematic and PCB Design Using Eagle
Ad

More from ijcax (20)

PDF
On Fuzzy Soft Multi Set And Its Application In Information Systems
PDF
Developing Product Configurator Tool Using Cads’ API With the Help of Paramet...
PDF
The Study Of Cuckoo Optimization Algorithm For Production Planning Problem
PDF
Blind Aid : Travel Aid for Blind - IJCAx
PDF
Data Mining Application in Advertisement Management of Higher Educational Ins...
PDF
Survey on Content Based Image Retrieval - ijcax
PDF
Cell Charge Approximation for Accelerating Molecular Simulation on CUDA-Enabl...
PDF
CFP : 5th International Conference on Advances in Computing & Information Tec...
PDF
Call for Papers - 6th International Conference on Natural Language Processing...
PDF
On Decreasing of Mismatch-Induced Stress During Growth of Films During Magnet...
PDF
On Decreasing of Mismatch-Induced Stress During Growth of Films During Magnet...
PDF
On Increasing of an Integration Rate of Bipolar Heterotransistors in the Fram...
PDF
On Decreasing of Mismatch-Induced Stress During Growth of Films During Magnet...
PDF
On Increasing of an Integration Rate of Bipolar Heterotransistors in the Fram...
PDF
Call for Papers - 2nd International Conference on AI & Civil Engineering (AIC...
PDF
NEW ONTOLOGY RETRIEVAL IMAGE METHOD IN 5K COREL IMAGES
PDF
THE STUDY OF CUCKOO OPTIMIZATION ALGORITHM FOR PRODUCTION PLANNING PROBLEM
PDF
COMPARATIVE ANALYSIS OF ROUTING PROTOCOLS IN MOBILE AD HOC NETWORKS
PDF
PREDICTING ACADEMIC MAJOR OF STUDENTS USING BAYESIAN NETWORKS TO THE CASE OF ...
PDF
A Multi Criteria Decision Making Based Approach for Semantic Image Annotation
On Fuzzy Soft Multi Set And Its Application In Information Systems
Developing Product Configurator Tool Using Cads’ API With the Help of Paramet...
The Study Of Cuckoo Optimization Algorithm For Production Planning Problem
Blind Aid : Travel Aid for Blind - IJCAx
Data Mining Application in Advertisement Management of Higher Educational Ins...
Survey on Content Based Image Retrieval - ijcax
Cell Charge Approximation for Accelerating Molecular Simulation on CUDA-Enabl...
CFP : 5th International Conference on Advances in Computing & Information Tec...
Call for Papers - 6th International Conference on Natural Language Processing...
On Decreasing of Mismatch-Induced Stress During Growth of Films During Magnet...
On Decreasing of Mismatch-Induced Stress During Growth of Films During Magnet...
On Increasing of an Integration Rate of Bipolar Heterotransistors in the Fram...
On Decreasing of Mismatch-Induced Stress During Growth of Films During Magnet...
On Increasing of an Integration Rate of Bipolar Heterotransistors in the Fram...
Call for Papers - 2nd International Conference on AI & Civil Engineering (AIC...
NEW ONTOLOGY RETRIEVAL IMAGE METHOD IN 5K COREL IMAGES
THE STUDY OF CUCKOO OPTIMIZATION ALGORITHM FOR PRODUCTION PLANNING PROBLEM
COMPARATIVE ANALYSIS OF ROUTING PROTOCOLS IN MOBILE AD HOC NETWORKS
PREDICTING ACADEMIC MAJOR OF STUDENTS USING BAYESIAN NETWORKS TO THE CASE OF ...
A Multi Criteria Decision Making Based Approach for Semantic Image Annotation
Ad

Recently uploaded (20)

PDF
Univ-Connecticut-ChatGPT-Presentaion.pdf
PDF
DP Operators-handbook-extract for the Mautical Institute
PDF
Hybrid model detection and classification of lung cancer
PDF
WOOl fibre morphology and structure.pdf for textiles
PPTX
SOPHOS-XG Firewall Administrator PPT.pptx
PDF
Encapsulation theory and applications.pdf
PDF
DASA ADMISSION 2024_FirstRound_FirstRank_LastRank.pdf
PDF
Microsoft Solutions Partner Drive Digital Transformation with D365.pdf
PPTX
Digital-Transformation-Roadmap-for-Companies.pptx
PPTX
Programs and apps: productivity, graphics, security and other tools
PPTX
A Presentation on Touch Screen Technology
PPTX
TechTalks-8-2019-Service-Management-ITIL-Refresh-ITIL-4-Framework-Supports-Ou...
PDF
Approach and Philosophy of On baking technology
PPTX
Group 1 Presentation -Planning and Decision Making .pptx
PDF
Assigned Numbers - 2025 - Bluetooth® Document
PDF
project resource management chapter-09.pdf
PPTX
cloud_computing_Infrastucture_as_cloud_p
PDF
Hindi spoken digit analysis for native and non-native speakers
PDF
Mushroom cultivation and it's methods.pdf
PDF
A comparative study of natural language inference in Swahili using monolingua...
Univ-Connecticut-ChatGPT-Presentaion.pdf
DP Operators-handbook-extract for the Mautical Institute
Hybrid model detection and classification of lung cancer
WOOl fibre morphology and structure.pdf for textiles
SOPHOS-XG Firewall Administrator PPT.pptx
Encapsulation theory and applications.pdf
DASA ADMISSION 2024_FirstRound_FirstRank_LastRank.pdf
Microsoft Solutions Partner Drive Digital Transformation with D365.pdf
Digital-Transformation-Roadmap-for-Companies.pptx
Programs and apps: productivity, graphics, security and other tools
A Presentation on Touch Screen Technology
TechTalks-8-2019-Service-Management-ITIL-Refresh-ITIL-4-Framework-Supports-Ou...
Approach and Philosophy of On baking technology
Group 1 Presentation -Planning and Decision Making .pptx
Assigned Numbers - 2025 - Bluetooth® Document
project resource management chapter-09.pdf
cloud_computing_Infrastucture_as_cloud_p
Hindi spoken digit analysis for native and non-native speakers
Mushroom cultivation and it's methods.pdf
A comparative study of natural language inference in Swahili using monolingua...

4317ijcax01.pdf

  • 1. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 DOI:10.5121/ijcax.2017.4301 1 TRACE LENGTH CALCULATION ON PCBS Shlaghya S Vasista M.Tech CSE, BMS College of Engineering, India ABSTRACT The design of silicon chips in every semiconductor industry involves the testing of these chips with other components on the board. The platform developed acts as power on vehicle for the silicon chips. This Printed Circuit Board design that serves as a validation platform is foundational to the semiconductor industry. The manual/repetitive design activities that accompany the development of this board must be minimized to achieve high quality, improve design efficiency, and eliminate human-errors. One of the time consuming tasks in the board design is the Trace Length matching. The paper aims to reduce the length matching time by automating it using SKILL scripts. KEYWORDS Trace length calculation, Board design, SKILL script, python script 1. INTRODUCTION The design of the Printed Circuit Board (PCB) can be done using any of the CAD tools. Computer-aided design (CAD) can be defined as the use of computer systems to assist in the creation, modification and analysis or optimization of a design. (Computer Aided Design and Manufacturing, K.Lalit et al., 2008) PCB Designer speeds designs from placement through routing till manufacturing with powerful features such as partitioning of design, RF design capabilities, and interconnection of design planning. This PCB design solution is highly scalable and production-proven to increase productivity and help the users to quickly ramp up to volume production. SKILL is the scripting language used to build its ECAD tools. 2. PROBLEM STATEMENT Before defining the problem of trace length calculation, understanding the board terms is important. A. Abbreviations and Acronyms • Schematics: Schematics for electronic circuits are designed by design engineers using EDA (electronic design automation) tools called as schematic capture tools. They are drawn as a series of lines and symbols representing the circuit. (Engineering Drawing and Design, David.A et al.) These apparatuses go past straightforward drawing of
  • 2. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 2 devices and associations. They are integrated into the IC design flow for validation and simulation of the circuit. • Part number: Each of the elements on the Schematic design is associated with a part number. The schematics use logical part numbers while the physical part numbers specific to organizations are different. • Symbols: An electronic symbol is a pictogram used to symbolize electrical and electronic devices like wires, resistors, batteries and transistors in a schematic diagram of a circuit. These symbols can vary between countries but are mostly standardized internationally. • Footprint: A footprint or a pattern is the arrangement of pads (in surface-mount technology) or throughholes (in through-hole technology) used to electrically connect and physically attach components to PCB. The pattern on a circuit board matches the arrangement of leads on a component • Library: A central database that stores all the symbol and footprints of different boards • Part Table File (.ptf extension): CAD tool’s file format for Schematic parts • Net: A net is a conductor that interconnects 2 or more component terminals • Microstrip and Stripline length: The length of the connection on external layers of the circuit is called microstrip while the length in between the layers is called stripline length B. Trace Length Calculation When a board design is in process, there are rules that need to be followed. One of the rules is that the total length of high speed signal routings must not exceed a threshold value. The micro strip and the strip line lengths must be extracted separately from the board to verify the lengths. When a connection is made from a component U1 to component U2, the connection ends with a resistor. This length is called as termination length or the dangling length. To calculate lengths, the CAD tool provides in built reports which are drawn for a given board. There is a layer by layer length report that can be extracted from this tool. This provides the
  • 3. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 3 length of each connection on multiple layers. The total length of a connection and the dangling lengths must be manually extracted from the report. The board design will be followed by the board tape out. At each stage of the design, it must be checked for its correctness. This means that the length reports from the CAD tool must be extracted and the manual calculations must be done each time there is a change in the board. This is a tedious task and consumes precious time during board tape outs. 3. PROPOSED SOLUTION The solution to this problem is the development of a SKILL script that calculates the distance between 2 components for all the nets in the board. The SKILL script starts the length calculation from point1 and stops when point2 is reached. This eliminates the inclusion of the dangling length. It also separately calculates the length of the net as microstrip and stripline. The execution of this script produces a text report that contains the net names, total lengths, micro strip and strip line lengths. The script also provides the break point in the net if there exists any in the case of a T junction. It provides separate lengths to each end point from the breakpoint observed. This will help to calculate the dangling length but does not include it in the total length calculation. 4. IMPLEMENTATION In electronic design, a netlist is a description of the connectivity of an electronic circuit. A single netlist is a collection of several related lists. A much simpler definition states that a netlist consists of a list of the terminals (pins) of the electronic components in a circuit and a list of the electrical conductors that interconnect the terminals. A net is a conductor that interconnects two or more component terminals. Branches are edges of a circuit. Each branch has children. Children can be “paths”, “vias” or “pins”. A path consists of line segments or arc segments.
  • 4. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 4 The below code snippet traverses the entire path, from Net Name till the segments. It obtains the start and end points of the segments. The line segments can be horizontal or vertical or odd as shown in the figure below. The length of horizontal and vertical segments can be calculated by subtracting the x and y locations of the end points. However the odd line length must be calculated using Pythagoras theorem.
  • 5. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 5 The below code snippet shows the implementation of the line types. The length of the line segments can be easily calculate d. These segments might also contain arcs whose length might be crucial. The arc length must be calculated separately as shown below in the code snippet.
  • 6. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 6 5. RESULTS The SKILL code is saved with a .il extension. The code can be loaded on the PCB Editor using the command: Load(“TLC.il”) Once the script is loaded, the function name must be called to execute the script. The function accepts inputs of component 1 and 2. The Netlist file can also be provided as an input. In this solution, the netlist name and location are hardcoded in the program. The output file is created in the same location where the script and the input files are stored. The output file consists of the lengths as below.
  • 7. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 7 6. CONCLUSION AND FUTURE WORK The SKILL script developed helps calculate the lengths in minutes which earlier was taking more than 1 working day. The script works significantly if the board design is accurate. It also works if the board contains vias that are misplaced at the terminating end of the connection. However, if the board contains vias that are misplaced at the connection beginning, the SKILL script fails to extract the net length as it does not find the right pin in the beginning. The way to find out the misplaced via and its length extraction when the board is not accurate is the future work of this script. ACKNOWLEDGEMENT I would like to thank Intel India Pvt Ltd for having given me the opportunity to learn and develop my skills in the area of board design and automation. Learning the CAD tool and its scripting language is an added advantage to my career. I would like to thank my manager and the guiding force behind this project, Mr.Suresh Subramanyam, Engineering Manager, Client Research and Development, Intel India Pvt Ltd. I would also like to thank my mentors Ramesh Pradeep, Intel India Pvt Ltd and C Yogasundram, Intel India Pvt Ltd for their constant guidance in the project. I would like to thank my college BMS College of Engineering for having given me the opportunity to publish this paper. My sincere thanks to Dr.B.G.Prasad, Professor and HoD, CSE, BMS College of Engineering, Bangalore. REFERENCES [1] Engineering Drawing and Design by David.A. Madsen, David.P.Madsen, 2012, P 811 [2] Computer Aided Design and Manufacturing by K.Lalit Narayan, K.Mallikarjun Rao, M.M.M.Sarcar [3] http://www.intel.com [4] http://library.intel.com
  • 8. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 8 [5] https://intelpedia.intel.com [6] http://www.extremetech.com [7] https://en.wikipedia.org [8] https://www.tutorialspoint.com