SlideShare a Scribd company logo
IJSRD - International Journal for Scientific Research & Development| Vol. 2, Issue 08, 2014 | ISSN (online): 2321-0613
All rights reserved by www.ijsrd.com 81
An Efficient Interpolation-Based Chase BCH Decoder
D. Prabhakar1
B. Rajesh2
B. Shirisha3
1
M.Tech Student 2,3
Assistant Professor
1,2,3
Department of Electronics and Communication Engineering
1,2,3
Vathsalya Institute of science and technology, R.R Dist,T.S, India
Abstract— Error correction codes are the codes used to
correct the errors occurred during the transmission of the
data in the unreliable communication mediums. The idea
behind these codes is to add redundancy bits to the data
being transmitted so that even if some errors occur due to
noise in the channel, the data can be correctly received at the
destination end. Bose,Ray Chaudhuri, Hocquenghem
(BCH)codes are one of the error correcting codes. The BCH
decoder consists of four blocks namely syndrome block,
chien search block and error correction block. This paper
describes a new method for error detection in syndrome and
chien search block of BCH decoder. The proposed
syndrome block is used to reduce the number of
computation by calculating the even number syndromes
from the corresponding odd number syndromes.
Keywords: BCH Codes, Syndrome Block, Chien search
Block, Error detection
I. INTRODUCTION
BCH CODES can be found in manyapplications, including
flash memory, optical transport network, and digital video
broadcasting. For a BCH code with minimum distance dmin,
traditional hard-decision decoding (HDD) algorithms, such
as the Berlekamp’s algorithm, can correct t = dmin/2 errors.
Through flipping the η least reliable bits and trying 2η
test
vectors,the soft-decision Chase algorithm can correct up to t
+ η errors. It also has better error-correcting performance
than the generalized minimum distance (GMD) decoder and
the soft-decision decoder in [1], which assumes that all but
one error are located in the 2t least reliable bits. To reduce
the complexity of the Chase BCH decoding, one-pass
schemes have been proposed to derive the error locators for
all test vectors in one run based on the Berlekamp’s
algorithm [2], [3]. Comparatively, the scheme in [2] has
lower complexity.
This brief proposes a novel interpolation-based
Chase BCH decoder. It is inspired by the interpolation-based
Chase decoder for Reed–Solomon (RS) codes. Nevertheless,
by making use of the binary property of BCH codes,
substantial modifications and simplifications are developed
in this brief. In particular, instead of employing expensive
parallel Chien search, the selec-tion of the interpolation
output leading to successful decoding is achieved by simple
evaluation value computation without any error-correcting
performance or code rate loss. In addition, the recovery of
each code word bit is done through testing the evaluation
values of two low-degree polynomials. From architectural
analysis, the proposed decoder with η = 4 for an example
(4200, 4096) BCH code has 2.3 times higher efficiency in
terms of throughput-over-area ratio than the Chase decoder
based on the Berlekamp’s algorithm [4], while achieving the
same error-correcting performance.
The structure of this brief is as follows. Section II in-
troduces the Chase decoding. The interpolation-based Chase
BCH decoding and its implementation architectures are pro-
posed in Sections III and IV, respectively. Section V
provides the hardware complexity analysis, and conclusions
are drawn in Section VI
II. CHASE DECODING
The fundamental difference between a ST Chase decoder
and previously published decoders is that the ST Chase
decoder concentrates on correcting bit errors instead of
symbol errors. In this section, we will combineideas from
sphere decoding and binary block decoding to create a low
complexity MIMO decoder.
III. INTERPOLATION-BASED CHASE BCH DECODER
An (n, k) t-bit error-correcting BCH code over GF (2p
) is a
subfield subcode of an (n k)
t-symbol error-correcting RS
code over GF (2p
). In another word, all the (n, k) BCH code
words form a subset of the (n, k) RS code words. n_
k= 2t,
and n − k is equal to or slightly less than pt. The
interpolation-based decoding is developed based on the
interpretation that the code word symbols are evaluation
values of the message poly-nomial. BCH codes cannot be
encoded this way since the eval-uation values of a binary
message polynomial over finite field elements are usually
not binary. Hence, BCH code words are considered as RS
code words in order to apply the interpolation-based
decoding. Applying RS systematic re-encoding to the last k_
code positions, n – k points remain to be interpolated for
each test vector. The same backward–forward interpolation
scheme [7], [8] can be adopted to derive the interpolation
results of all vectors in one run. Nevertheless, by making
use of the property that r is binary in BCH decoding,
substantial simplifications can be made on the polynomial
selection and code recovery section.
High level decoder design
The BCH decoder has four modules as mentioned
below:
 Syndrome Calculator
 Solving the key equation
 Error Location
 Error Correction
IV. SYNDROME CALCULATOR
The syndrome calculator is the first module at the decoder
also, the design of this module is almost same for all the
BCH code decoder architecture. The input to this module is
An Efficient Interpolation-Based Chase BCH Decoder
(IJSRD/Vol. 2/Issue 08/2014/021)
All rights reserved by www.ijsrd.com 82
corrupted codeword. The equations for the codeword,
received bits and the error bits are given in equations (5.1),
(5.2), (5.3)[4].
Codeword equation
c(x) = c0 + c1x + c2x2
+ ... + cn-1xn-1
Received bits equation
r(x) = r0 + r1x + r2x2
+ ... + rn-1xn-1
Error bits equation
e(x) = e0 + e1x + e2x2
+ ... + en-1xn-1
Thus, the final transmitted data polynomial
equation is given as below:
r(x) = c(x) + e(x)
The 1st
step at the decoding process is to store the
transmitted data polynomial in the buffer register and then to
calculate the syndromes sj. The important characteristic of
the syndromes is that depends on only error location not on
transmitted information. The equation of the syndromes are
given as follows [4]:
Define the syndromes Sj as
S rj i
i j
i
n
 


 
0
1
for (1  j  2t). Since rj = cj + ej
(j = 0, 1, ...., n-1)
Rewrite the syndrome equation as:
S c e c ej i i
i j
i
n
i
i j
i
i j
i
n
i
n
   


 




 ( )  
0
1
0
1
0
1
By the definition of BCH codes
ci
i j
i
n
 


 0
0
1
for (1  j  2t)
Thus,





1
0
n
i
ji
ij eS 
The above equation is indicates the output of the
syndrome calculator. From the equation it can be observed
that the syndromes are depends on only error polynomial
e(x), so if there is no error occurs during the transmission
then all the generated syndromes will be zero.
Architecture For Proposed Polynomial Selection
Conventional Syndrome Calculator
V. KEY EQUATION SOLVER
The second stage in the decoding process is to find the co-
efficient of the error location polynomial using the
generated syndromes in the previous stage. The error
location polynomial is given as: (x) = 0 + 1x + ... + txt.
The relation between the syndromes and the error location
polynomial is given as below [4]:
St i j
j
t
j 

 
0
0 (i= 1, ..., t)
There are various algorithms used to solve the key
equation solver. This project is using the Inversion less
Berlekamp Massey algorithm to solve the key equation.
Berlekamp Massey Algorithm.
The steps of berlekamp Massey algorithm is given as below:
(1) First step is to calculate error syndromes Sj.
(2) Initialize the k = 0, Λ(0)
(x) = 1, L = 0 and T(x) = x
(3) Assign k = k + 1 and then the discrepancy Δ(k)
is
then calculated as follows:
(4) If the value of Δ(k)
, 2L ≥ equals 0, then go-to step 7.
(5) Calculate the Λ(k)
(x) = Λ(k-1)
(x) - Δ(k)
T(x)
(6) Set the value of L = k – L and T(x) is calculated as
T(x) = Λ(k-1)
(x) / Δ(k)
(7) Set T(x) = x.T(x).
(8) If the value of k< 2t , then go-to step 3
(9) Continue for i = 2t – 1 and then End.
The decoder of this project is based on the
Inversion-less Berkelamp algorithm (iBM) for Key
Equation Calculation. The architecture for iBM
algorithm is explained in detail in the next chapter.
VI. ERROR LOCATION – CHAIN’S SEARCH
To calculate the error location is the next step of decoding
process, which can be done using chain search block.
A. Chain Search Algorithm
The roots are calculated as follows [12] [4]:
(1) For each power of α for ( j = 0 to n – 1), αj
is taken
as the test root
(2) Calculate the polynomial coefficients, of the
current root using, coefficients of the past iteration,
using, Λ i
(j)
= Λ i
(j-1)
αi
during the jth
iteration
(3) Calculate the sum of the polynomial coefficients
(4) The sum is equal to
(5) Continue to Step 1 till j = n-1
An Efficient Interpolation-Based Chase BCH Decoder
(IJSRD/Vol. 2/Issue 08/2014/021)
All rights reserved by www.ijsrd.com 83
Chain’s Search architecture – Error Location
VII. ERROR CORRECTION
The output of the chain search block is called roots of
equation. The reciprocal of the roots of equations are added
with the corresponding location of the corrupted codeword
received by decoder. The result of this addition is the
original codeword that was encoded by the encoder before
transmission.
CONCLUSION
This brief developed an efficient interpolation-based
onepass Chase BCH decoder. By making use of the binary
property of BCH codes, novel polynomial selection and
code word recovery schemes were proposed. In particular,
the proposed polynomial selection led to significant
complexity reduction without sacrificing the error-correcting
performance. Future work will be directed to further
speeding up the interpolationbased BCH decoder without
incurring large area overhead.
REFERENCES
[1] Y.-M. Lin, H.-C. Chang, and C.-Y. Lee, “An
improved soft BCH decoder with one extra error
compensation,” in Proc. IEEE Int. Symp. Circuits
Syst., May 2010, pp. 3941–3944.
[2] Y. Wu, “Fast Chase decoding algorithms and
architectures for Reed–Solomon codes,” IEEE Trans.
Inf. Theory, vol. 58, no. 1, pp. 109– 129, Jan. 2012.
[3] N. Kamiya, “On algebraic soft-decision decoding
algorithms for BCH codes,” IEEE Trans. Inf. Theory,
vol. 47, no. 1, pp. 45–58, Jan. 2001.
[4] X. Zhang, J. Zhu, and Y. Wu, “Efficient one-pass
Chase soft-decision BCH decoder for multi-level cell
NAND flash memory,” in Proc. IEEE Int. Midwest
Symp. Circuits Syst., Aug. 2011, pp. 1–4.
[5] W. J. Gross, F. R. Kschischang, R. Koetter, and P.
Gulak, “A VLSI architecture for interpolation in soft-
decision decoding of Reed- Solomon codes,” in Proc.
IEEE Workshop Signal Process. Syst., Oct. 2002, pp.
39–44.
[6] R. Kötter, “On algebraic decoding of algebraic-
geometric and cyclic codes,” Ph.D. dissertation, Dept.
Elect. Eng., Linköping Univ., Linköping, Sweden,
1996.
[7] X. Zhang and J. Zhu, “Algebraic soft-decision
decoder architectures for long Reed-Solomon codes,”
IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no.
10, pp. 787–792, Oct. 2010.
[8] X. Zhang and Y. Zheng, “Systematically re-encoded
algebraic softdecision Reed-Solomon decoder,” IEEE
Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 6, pp.
376–380, Jun. 2012.
[9] C.-S. Choi and H. Lee, “High throughput four-
parallel RS decoder architecture for 60 GHz
mmWAVE WPAN systems,” in Proc. Int. Conf.
Consum. Electron., 2010, pp. 225–226.
[10]K. Lee, H.-G. Kang, J.-I. Park, and H. Lee, “A high-
speed lowcomplexity concatenated BCH decoder
architecture for 100 Gb/s optical communications,” J.
Signal Process. Syst., vol. 66, no. 1, pp. 43–55, Jan.
2012.

More Related Content

PDF
Reliability Level List Based Iterative SISO Decoding Algorithm for Block Turb...
PDF
Reed_Solomon_Implementation
DOC
Research Paper
PPTX
Error control coding techniques
PDF
E010422834
PDF
1570285065
PPTX
LDPC - Low Density Parity Check Matrix
Reliability Level List Based Iterative SISO Decoding Algorithm for Block Turb...
Reed_Solomon_Implementation
Research Paper
Error control coding techniques
E010422834
1570285065
LDPC - Low Density Parity Check Matrix

What's hot (20)

PDF
LDPC Encoding and Hamming Encoding
PDF
Error Control Coding -Introduction
PPT
Digital Communication: Channel Coding
PDF
International Journal of Computational Engineering Research(IJCER)
PDF
PERFORMANCE ESTIMATION OF LDPC CODE SUING SUM PRODUCT ALGORITHM AND BIT FLIPP...
PPTX
LDPC Encoding
PPTX
Convolutional Error Control Coding
PDF
A new Algorithm to construct LDPC codes with large stopping sets
PDF
Comparison of Turbo Codes and Low Density Parity Check Codes
PDF
Coding
PDF
REDUCED COMPLEXITY QUASI-CYCLIC LDPC ENCODER FOR IEEE 802.11N
PDF
Welcome to International Journal of Engineering Research and Development (IJERD)
PDF
Error-Correcting codes: Application of convolutional codes to Video Streaming
PDF
Quasi Cyclic LDPC codes - Algebraic Construction
PDF
Arithmetic coding
PPT
Convolutional Codes And Their Decoding
PDF
Thesis_Presentation
PPT
Arithmetic coding
PDF
C6 agramakrishnan1
PPTX
02 ldpc bit flipping_decoding_dark knight
LDPC Encoding and Hamming Encoding
Error Control Coding -Introduction
Digital Communication: Channel Coding
International Journal of Computational Engineering Research(IJCER)
PERFORMANCE ESTIMATION OF LDPC CODE SUING SUM PRODUCT ALGORITHM AND BIT FLIPP...
LDPC Encoding
Convolutional Error Control Coding
A new Algorithm to construct LDPC codes with large stopping sets
Comparison of Turbo Codes and Low Density Parity Check Codes
Coding
REDUCED COMPLEXITY QUASI-CYCLIC LDPC ENCODER FOR IEEE 802.11N
Welcome to International Journal of Engineering Research and Development (IJERD)
Error-Correcting codes: Application of convolutional codes to Video Streaming
Quasi Cyclic LDPC codes - Algebraic Construction
Arithmetic coding
Convolutional Codes And Their Decoding
Thesis_Presentation
Arithmetic coding
C6 agramakrishnan1
02 ldpc bit flipping_decoding_dark knight
Ad

Similar to An Efficient Interpolation-Based Chase BCH Decoder (20)

PDF
Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...
PDF
FPGA based BCH Decoder
PPTX
Low Power Parellel Chein Search Architecture using Two- Step Approach
PPTX
BCH Codes
PDF
Fpga implementation of (15,7) bch encoder and decoder
PDF
Fpga implementation of (15,7) bch encoder and decoder for text message
PDF
BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...
PDF
A new efficient way based on special stabilizer multiplier permutations to at...
PDF
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...
PDF
Hardware implementation of (63, 51) bch encoder and decoder for wban using lf...
PDF
An Efficient Fault Tolerance System Design for Cmos/Nanodevice Digital Memories
PDF
Conception of a new Syndrome Block for BCH codes with hardware Implementation...
PDF
K505028085
PPTX
BCH CODE AND DECODING BCH
PDF
A new efficient decoder of linear block codes based on ensemble learning methods
PDF
A method to determine partial weight enumerator for linear block codes
PDF
The International Journal of Engineering and Science (The IJES)
PDF
Error control coding using bose chaudhuri hocquenghem bch codes
PDF
Error control coding using bose chaudhuri hocquenghem bch codes
PDF
Survey on Error Control Coding Techniques
Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...
FPGA based BCH Decoder
Low Power Parellel Chein Search Architecture using Two- Step Approach
BCH Codes
Fpga implementation of (15,7) bch encoder and decoder
Fpga implementation of (15,7) bch encoder and decoder for text message
BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...
A new efficient way based on special stabilizer multiplier permutations to at...
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...
Hardware implementation of (63, 51) bch encoder and decoder for wban using lf...
An Efficient Fault Tolerance System Design for Cmos/Nanodevice Digital Memories
Conception of a new Syndrome Block for BCH codes with hardware Implementation...
K505028085
BCH CODE AND DECODING BCH
A new efficient decoder of linear block codes based on ensemble learning methods
A method to determine partial weight enumerator for linear block codes
The International Journal of Engineering and Science (The IJES)
Error control coding using bose chaudhuri hocquenghem bch codes
Error control coding using bose chaudhuri hocquenghem bch codes
Survey on Error Control Coding Techniques
Ad

More from ijsrd.com (20)

PDF
IoT Enabled Smart Grid
PDF
A Survey Report on : Security & Challenges in Internet of Things
PDF
IoT for Everyday Life
PDF
Study on Issues in Managing and Protecting Data of IOT
PDF
Interactive Technologies for Improving Quality of Education to Build Collabor...
PDF
Internet of Things - Paradigm Shift of Future Internet Application for Specia...
PDF
A Study of the Adverse Effects of IoT on Student's Life
PDF
Pedagogy for Effective use of ICT in English Language Learning
PDF
Virtual Eye - Smart Traffic Navigation System
PDF
Ontological Model of Educational Programs in Computer Science (Bachelor and M...
PDF
Understanding IoT Management for Smart Refrigerator
PDF
DESIGN AND ANALYSIS OF DOUBLE WISHBONE SUSPENSION SYSTEM USING FINITE ELEMENT...
PDF
A Review: Microwave Energy for materials processing
PDF
Web Usage Mining: A Survey on User's Navigation Pattern from Web Logs
PDF
APPLICATION OF STATCOM to IMPROVED DYNAMIC PERFORMANCE OF POWER SYSTEM
PDF
Making model of dual axis solar tracking with Maximum Power Point Tracking
PDF
A REVIEW PAPER ON PERFORMANCE AND EMISSION TEST OF 4 STROKE DIESEL ENGINE USI...
PDF
Study and Review on Various Current Comparators
PDF
Reducing Silicon Real Estate and Switching Activity Using Low Power Test Patt...
PDF
Defending Reactive Jammers in WSN using a Trigger Identification Service.
IoT Enabled Smart Grid
A Survey Report on : Security & Challenges in Internet of Things
IoT for Everyday Life
Study on Issues in Managing and Protecting Data of IOT
Interactive Technologies for Improving Quality of Education to Build Collabor...
Internet of Things - Paradigm Shift of Future Internet Application for Specia...
A Study of the Adverse Effects of IoT on Student's Life
Pedagogy for Effective use of ICT in English Language Learning
Virtual Eye - Smart Traffic Navigation System
Ontological Model of Educational Programs in Computer Science (Bachelor and M...
Understanding IoT Management for Smart Refrigerator
DESIGN AND ANALYSIS OF DOUBLE WISHBONE SUSPENSION SYSTEM USING FINITE ELEMENT...
A Review: Microwave Energy for materials processing
Web Usage Mining: A Survey on User's Navigation Pattern from Web Logs
APPLICATION OF STATCOM to IMPROVED DYNAMIC PERFORMANCE OF POWER SYSTEM
Making model of dual axis solar tracking with Maximum Power Point Tracking
A REVIEW PAPER ON PERFORMANCE AND EMISSION TEST OF 4 STROKE DIESEL ENGINE USI...
Study and Review on Various Current Comparators
Reducing Silicon Real Estate and Switching Activity Using Low Power Test Patt...
Defending Reactive Jammers in WSN using a Trigger Identification Service.

Recently uploaded (20)

PPTX
human mycosis Human fungal infections are called human mycosis..pptx
PDF
OBE - B.A.(HON'S) IN INTERIOR ARCHITECTURE -Ar.MOHIUDDIN.pdf
PDF
Anesthesia in Laparoscopic Surgery in India
PPTX
Lesson notes of climatology university.
PDF
A GUIDE TO GENETICS FOR UNDERGRADUATE MEDICAL STUDENTS
PPTX
Pharma ospi slides which help in ospi learning
PDF
Classroom Observation Tools for Teachers
PPTX
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
PDF
VCE English Exam - Section C Student Revision Booklet
PPTX
Final Presentation General Medicine 03-08-2024.pptx
PDF
Microbial disease of the cardiovascular and lymphatic systems
PDF
Supply Chain Operations Speaking Notes -ICLT Program
PDF
2.FourierTransform-ShortQuestionswithAnswers.pdf
PDF
Chinmaya Tiranga quiz Grand Finale.pdf
DOC
Soft-furnishing-By-Architect-A.F.M.Mohiuddin-Akhand.doc
PPTX
Cell Structure & Organelles in detailed.
PDF
Yogi Goddess Pres Conference Studio Updates
PDF
Computing-Curriculum for Schools in Ghana
PDF
A systematic review of self-coping strategies used by university students to ...
PDF
Complications of Minimal Access Surgery at WLH
human mycosis Human fungal infections are called human mycosis..pptx
OBE - B.A.(HON'S) IN INTERIOR ARCHITECTURE -Ar.MOHIUDDIN.pdf
Anesthesia in Laparoscopic Surgery in India
Lesson notes of climatology university.
A GUIDE TO GENETICS FOR UNDERGRADUATE MEDICAL STUDENTS
Pharma ospi slides which help in ospi learning
Classroom Observation Tools for Teachers
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
VCE English Exam - Section C Student Revision Booklet
Final Presentation General Medicine 03-08-2024.pptx
Microbial disease of the cardiovascular and lymphatic systems
Supply Chain Operations Speaking Notes -ICLT Program
2.FourierTransform-ShortQuestionswithAnswers.pdf
Chinmaya Tiranga quiz Grand Finale.pdf
Soft-furnishing-By-Architect-A.F.M.Mohiuddin-Akhand.doc
Cell Structure & Organelles in detailed.
Yogi Goddess Pres Conference Studio Updates
Computing-Curriculum for Schools in Ghana
A systematic review of self-coping strategies used by university students to ...
Complications of Minimal Access Surgery at WLH

An Efficient Interpolation-Based Chase BCH Decoder

  • 1. IJSRD - International Journal for Scientific Research & Development| Vol. 2, Issue 08, 2014 | ISSN (online): 2321-0613 All rights reserved by www.ijsrd.com 81 An Efficient Interpolation-Based Chase BCH Decoder D. Prabhakar1 B. Rajesh2 B. Shirisha3 1 M.Tech Student 2,3 Assistant Professor 1,2,3 Department of Electronics and Communication Engineering 1,2,3 Vathsalya Institute of science and technology, R.R Dist,T.S, India Abstract— Error correction codes are the codes used to correct the errors occurred during the transmission of the data in the unreliable communication mediums. The idea behind these codes is to add redundancy bits to the data being transmitted so that even if some errors occur due to noise in the channel, the data can be correctly received at the destination end. Bose,Ray Chaudhuri, Hocquenghem (BCH)codes are one of the error correcting codes. The BCH decoder consists of four blocks namely syndrome block, chien search block and error correction block. This paper describes a new method for error detection in syndrome and chien search block of BCH decoder. The proposed syndrome block is used to reduce the number of computation by calculating the even number syndromes from the corresponding odd number syndromes. Keywords: BCH Codes, Syndrome Block, Chien search Block, Error detection I. INTRODUCTION BCH CODES can be found in manyapplications, including flash memory, optical transport network, and digital video broadcasting. For a BCH code with minimum distance dmin, traditional hard-decision decoding (HDD) algorithms, such as the Berlekamp’s algorithm, can correct t = dmin/2 errors. Through flipping the η least reliable bits and trying 2η test vectors,the soft-decision Chase algorithm can correct up to t + η errors. It also has better error-correcting performance than the generalized minimum distance (GMD) decoder and the soft-decision decoder in [1], which assumes that all but one error are located in the 2t least reliable bits. To reduce the complexity of the Chase BCH decoding, one-pass schemes have been proposed to derive the error locators for all test vectors in one run based on the Berlekamp’s algorithm [2], [3]. Comparatively, the scheme in [2] has lower complexity. This brief proposes a novel interpolation-based Chase BCH decoder. It is inspired by the interpolation-based Chase decoder for Reed–Solomon (RS) codes. Nevertheless, by making use of the binary property of BCH codes, substantial modifications and simplifications are developed in this brief. In particular, instead of employing expensive parallel Chien search, the selec-tion of the interpolation output leading to successful decoding is achieved by simple evaluation value computation without any error-correcting performance or code rate loss. In addition, the recovery of each code word bit is done through testing the evaluation values of two low-degree polynomials. From architectural analysis, the proposed decoder with η = 4 for an example (4200, 4096) BCH code has 2.3 times higher efficiency in terms of throughput-over-area ratio than the Chase decoder based on the Berlekamp’s algorithm [4], while achieving the same error-correcting performance. The structure of this brief is as follows. Section II in- troduces the Chase decoding. The interpolation-based Chase BCH decoding and its implementation architectures are pro- posed in Sections III and IV, respectively. Section V provides the hardware complexity analysis, and conclusions are drawn in Section VI II. CHASE DECODING The fundamental difference between a ST Chase decoder and previously published decoders is that the ST Chase decoder concentrates on correcting bit errors instead of symbol errors. In this section, we will combineideas from sphere decoding and binary block decoding to create a low complexity MIMO decoder. III. INTERPOLATION-BASED CHASE BCH DECODER An (n, k) t-bit error-correcting BCH code over GF (2p ) is a subfield subcode of an (n k) t-symbol error-correcting RS code over GF (2p ). In another word, all the (n, k) BCH code words form a subset of the (n, k) RS code words. n_ k= 2t, and n − k is equal to or slightly less than pt. The interpolation-based decoding is developed based on the interpretation that the code word symbols are evaluation values of the message poly-nomial. BCH codes cannot be encoded this way since the eval-uation values of a binary message polynomial over finite field elements are usually not binary. Hence, BCH code words are considered as RS code words in order to apply the interpolation-based decoding. Applying RS systematic re-encoding to the last k_ code positions, n – k points remain to be interpolated for each test vector. The same backward–forward interpolation scheme [7], [8] can be adopted to derive the interpolation results of all vectors in one run. Nevertheless, by making use of the property that r is binary in BCH decoding, substantial simplifications can be made on the polynomial selection and code recovery section. High level decoder design The BCH decoder has four modules as mentioned below:  Syndrome Calculator  Solving the key equation  Error Location  Error Correction IV. SYNDROME CALCULATOR The syndrome calculator is the first module at the decoder also, the design of this module is almost same for all the BCH code decoder architecture. The input to this module is
  • 2. An Efficient Interpolation-Based Chase BCH Decoder (IJSRD/Vol. 2/Issue 08/2014/021) All rights reserved by www.ijsrd.com 82 corrupted codeword. The equations for the codeword, received bits and the error bits are given in equations (5.1), (5.2), (5.3)[4]. Codeword equation c(x) = c0 + c1x + c2x2 + ... + cn-1xn-1 Received bits equation r(x) = r0 + r1x + r2x2 + ... + rn-1xn-1 Error bits equation e(x) = e0 + e1x + e2x2 + ... + en-1xn-1 Thus, the final transmitted data polynomial equation is given as below: r(x) = c(x) + e(x) The 1st step at the decoding process is to store the transmitted data polynomial in the buffer register and then to calculate the syndromes sj. The important characteristic of the syndromes is that depends on only error location not on transmitted information. The equation of the syndromes are given as follows [4]: Define the syndromes Sj as S rj i i j i n       0 1 for (1  j  2t). Since rj = cj + ej (j = 0, 1, ...., n-1) Rewrite the syndrome equation as: S c e c ej i i i j i n i i j i i j i n i n              ( )   0 1 0 1 0 1 By the definition of BCH codes ci i j i n      0 0 1 for (1  j  2t) Thus,      1 0 n i ji ij eS  The above equation is indicates the output of the syndrome calculator. From the equation it can be observed that the syndromes are depends on only error polynomial e(x), so if there is no error occurs during the transmission then all the generated syndromes will be zero. Architecture For Proposed Polynomial Selection Conventional Syndrome Calculator V. KEY EQUATION SOLVER The second stage in the decoding process is to find the co- efficient of the error location polynomial using the generated syndromes in the previous stage. The error location polynomial is given as: (x) = 0 + 1x + ... + txt. The relation between the syndromes and the error location polynomial is given as below [4]: St i j j t j     0 0 (i= 1, ..., t) There are various algorithms used to solve the key equation solver. This project is using the Inversion less Berlekamp Massey algorithm to solve the key equation. Berlekamp Massey Algorithm. The steps of berlekamp Massey algorithm is given as below: (1) First step is to calculate error syndromes Sj. (2) Initialize the k = 0, Λ(0) (x) = 1, L = 0 and T(x) = x (3) Assign k = k + 1 and then the discrepancy Δ(k) is then calculated as follows: (4) If the value of Δ(k) , 2L ≥ equals 0, then go-to step 7. (5) Calculate the Λ(k) (x) = Λ(k-1) (x) - Δ(k) T(x) (6) Set the value of L = k – L and T(x) is calculated as T(x) = Λ(k-1) (x) / Δ(k) (7) Set T(x) = x.T(x). (8) If the value of k< 2t , then go-to step 3 (9) Continue for i = 2t – 1 and then End. The decoder of this project is based on the Inversion-less Berkelamp algorithm (iBM) for Key Equation Calculation. The architecture for iBM algorithm is explained in detail in the next chapter. VI. ERROR LOCATION – CHAIN’S SEARCH To calculate the error location is the next step of decoding process, which can be done using chain search block. A. Chain Search Algorithm The roots are calculated as follows [12] [4]: (1) For each power of α for ( j = 0 to n – 1), αj is taken as the test root (2) Calculate the polynomial coefficients, of the current root using, coefficients of the past iteration, using, Λ i (j) = Λ i (j-1) αi during the jth iteration (3) Calculate the sum of the polynomial coefficients (4) The sum is equal to (5) Continue to Step 1 till j = n-1
  • 3. An Efficient Interpolation-Based Chase BCH Decoder (IJSRD/Vol. 2/Issue 08/2014/021) All rights reserved by www.ijsrd.com 83 Chain’s Search architecture – Error Location VII. ERROR CORRECTION The output of the chain search block is called roots of equation. The reciprocal of the roots of equations are added with the corresponding location of the corrupted codeword received by decoder. The result of this addition is the original codeword that was encoded by the encoder before transmission. CONCLUSION This brief developed an efficient interpolation-based onepass Chase BCH decoder. By making use of the binary property of BCH codes, novel polynomial selection and code word recovery schemes were proposed. In particular, the proposed polynomial selection led to significant complexity reduction without sacrificing the error-correcting performance. Future work will be directed to further speeding up the interpolationbased BCH decoder without incurring large area overhead. REFERENCES [1] Y.-M. Lin, H.-C. Chang, and C.-Y. Lee, “An improved soft BCH decoder with one extra error compensation,” in Proc. IEEE Int. Symp. Circuits Syst., May 2010, pp. 3941–3944. [2] Y. Wu, “Fast Chase decoding algorithms and architectures for Reed–Solomon codes,” IEEE Trans. Inf. Theory, vol. 58, no. 1, pp. 109– 129, Jan. 2012. [3] N. Kamiya, “On algebraic soft-decision decoding algorithms for BCH codes,” IEEE Trans. Inf. Theory, vol. 47, no. 1, pp. 45–58, Jan. 2001. [4] X. Zhang, J. Zhu, and Y. Wu, “Efficient one-pass Chase soft-decision BCH decoder for multi-level cell NAND flash memory,” in Proc. IEEE Int. Midwest Symp. Circuits Syst., Aug. 2011, pp. 1–4. [5] W. J. Gross, F. R. Kschischang, R. Koetter, and P. Gulak, “A VLSI architecture for interpolation in soft- decision decoding of Reed- Solomon codes,” in Proc. IEEE Workshop Signal Process. Syst., Oct. 2002, pp. 39–44. [6] R. Kötter, “On algebraic decoding of algebraic- geometric and cyclic codes,” Ph.D. dissertation, Dept. Elect. Eng., Linköping Univ., Linköping, Sweden, 1996. [7] X. Zhang and J. Zhu, “Algebraic soft-decision decoder architectures for long Reed-Solomon codes,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 10, pp. 787–792, Oct. 2010. [8] X. Zhang and Y. Zheng, “Systematically re-encoded algebraic softdecision Reed-Solomon decoder,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 6, pp. 376–380, Jun. 2012. [9] C.-S. Choi and H. Lee, “High throughput four- parallel RS decoder architecture for 60 GHz mmWAVE WPAN systems,” in Proc. Int. Conf. Consum. Electron., 2010, pp. 225–226. [10]K. Lee, H.-G. Kang, J.-I. Park, and H. Lee, “A high- speed lowcomplexity concatenated BCH decoder architecture for 100 Gb/s optical communications,” J. Signal Process. Syst., vol. 66, no. 1, pp. 43–55, Jan. 2012.