SlideShare a Scribd company logo
2
Most read
3
Most read
4
Most read
1
Fast Multiplication
Bit-Pair Recoding of Multipliers
2
Bit-Pair Recoding of
Multipliers
Bit-pair recoding halves the maximum number of
summands (versions of the multiplicand).
1+1−
(a) Example of bit-pair recoding derived from Booth recoding
0
000
1 1 0 1 0
Implied 0 to right of LSB
1
0
Sign extension
1
21− −
−
3
Bit-Pair Recoding of
Multipliers
i 1+ i 1
(b) Table of multiplicand selection decisions
selected at position i
MultiplicandMultiplier bit-pair
i
0
0
1
1
1
0
1
0
1
1
1
1
0
0
0
1
1
0
0
1
0
0
1
Multiplier bit on the right
0 0 ×M
1+
1
1+
0
1
2
2+
−
−
−
−
×M
×M
×M
×M
×M
×M
×M
4
Bit-Pair Recoding of
Multipliers
1-
0000
1 1 1 1 1 0
0 0 0 0 11
1 1 1 1 10 0
0 0 0 0 0 0
0000 111111
0 1 1 0 1
0
1 010011111
1 1 1 1 0 0 1 1
0 0 0 0 0 0
1 1 1 0 1 1 0 0 1 0
0
1
0 0
1 0
1
0 0
0
0 1
0
0 1
10
0
010
0 1 1 0 1
11
1-
6-( )
13+( )
1+
78-( )
1- 2-
´
Multiplication requiring only n/2 summands.

More Related Content

PPTX
Floating point representation
PPTX
Linked list
PPT
Instruction Set Architecture (ISA)
PPTX
Modified booth's algorithm Part 2
PPTX
Arithmetic micro operations
PPSX
Fixed point and floating-point numbers
PPTX
Computer architecture control unit
PPTX
Modified booths algorithm part 1
Floating point representation
Linked list
Instruction Set Architecture (ISA)
Modified booth's algorithm Part 2
Arithmetic micro operations
Fixed point and floating-point numbers
Computer architecture control unit
Modified booths algorithm part 1

What's hot (20)

PPTX
Direct linking loaders
PPTX
Instruction Set Architecture
DOCX
Control Units : Microprogrammed and Hardwired:control unit
PPTX
15 puzzle problem using branch and bound
PPTX
pipeline in computer architecture design
PPTX
Memory Reference Instructions
PPT
Pipeline hazard
PPTX
Queue ppt
PPTX
Timing and control
PPTX
bus and memory tranfer (computer organaization)
PPTX
System Programming Unit II
PPTX
Basic Computer Organization and Design
PPTX
Arithmetic micro operations
PPTX
Computer arithmetic
PPTX
queue & its applications
PPTX
Signed Addition And Subtraction
PDF
I. AO* SEARCH ALGORITHM
PPTX
K - Map
PPTX
Performance analysis(Time & Space Complexity)
PPTX
System software - macro expansion,nested macro calls
Direct linking loaders
Instruction Set Architecture
Control Units : Microprogrammed and Hardwired:control unit
15 puzzle problem using branch and bound
pipeline in computer architecture design
Memory Reference Instructions
Pipeline hazard
Queue ppt
Timing and control
bus and memory tranfer (computer organaization)
System Programming Unit II
Basic Computer Organization and Design
Arithmetic micro operations
Computer arithmetic
queue & its applications
Signed Addition And Subtraction
I. AO* SEARCH ALGORITHM
K - Map
Performance analysis(Time & Space Complexity)
System software - macro expansion,nested macro calls
Ad

Similar to Bit pair recoding (11)

PDF
This is abouts are you doing the same time who is the best person to be safe and
PPTX
Sequential Version / Version 1 Unsigned Multiplication Algorithm
PDF
Encoding Schemes for Multipliers
PPTX
Computer Architecture and Organization- arithmetic
PPTX
Booth's algorithm part 3
PPTX
Booth's algorithm part 4
PPTX
Booth's algorithm part 2
PPT
Encoder, decoder, multiplexers and demultiplexers
PPT
Number system and codes
PPT
Data representation and Arithmetic Algorithms
PPT
CSe_Cumilla Bangladeshrr_Country CSE CSE213_5.ppt
This is abouts are you doing the same time who is the best person to be safe and
Sequential Version / Version 1 Unsigned Multiplication Algorithm
Encoding Schemes for Multipliers
Computer Architecture and Organization- arithmetic
Booth's algorithm part 3
Booth's algorithm part 4
Booth's algorithm part 2
Encoder, decoder, multiplexers and demultiplexers
Number system and codes
Data representation and Arithmetic Algorithms
CSe_Cumilla Bangladeshrr_Country CSE CSE213_5.ppt
Ad

Recently uploaded (20)

PPTX
Lecture 3: Operating Systems Introduction to Computer Hardware Systems
PDF
Upgrade and Innovation Strategies for SAP ERP Customers
PDF
Claude Code: Everyone is a 10x Developer - A Comprehensive AI-Powered CLI Tool
PDF
System and Network Administration Chapter 2
PDF
medical staffing services at VALiNTRY
PPTX
L1 - Introduction to python Backend.pptx
PDF
How to Choose the Right IT Partner for Your Business in Malaysia
PDF
System and Network Administraation Chapter 3
PDF
iTop VPN Free 5.6.0.5262 Crack latest version 2025
PDF
T3DD25 TYPO3 Content Blocks - Deep Dive by André Kraus
PPTX
Embracing Complexity in Serverless! GOTO Serverless Bengaluru
PDF
Addressing The Cult of Project Management Tools-Why Disconnected Work is Hold...
PPTX
Why Generative AI is the Future of Content, Code & Creativity?
PDF
Product Update: Alluxio AI 3.7 Now with Sub-Millisecond Latency
PPTX
Reimagine Home Health with the Power of Agentic AI​
PPTX
Operating system designcfffgfgggggggvggggggggg
PDF
Odoo Companies in India – Driving Business Transformation.pdf
PPTX
assetexplorer- product-overview - presentation
PDF
Digital Systems & Binary Numbers (comprehensive )
PPTX
CHAPTER 2 - PM Management and IT Context
Lecture 3: Operating Systems Introduction to Computer Hardware Systems
Upgrade and Innovation Strategies for SAP ERP Customers
Claude Code: Everyone is a 10x Developer - A Comprehensive AI-Powered CLI Tool
System and Network Administration Chapter 2
medical staffing services at VALiNTRY
L1 - Introduction to python Backend.pptx
How to Choose the Right IT Partner for Your Business in Malaysia
System and Network Administraation Chapter 3
iTop VPN Free 5.6.0.5262 Crack latest version 2025
T3DD25 TYPO3 Content Blocks - Deep Dive by André Kraus
Embracing Complexity in Serverless! GOTO Serverless Bengaluru
Addressing The Cult of Project Management Tools-Why Disconnected Work is Hold...
Why Generative AI is the Future of Content, Code & Creativity?
Product Update: Alluxio AI 3.7 Now with Sub-Millisecond Latency
Reimagine Home Health with the Power of Agentic AI​
Operating system designcfffgfgggggggvggggggggg
Odoo Companies in India – Driving Business Transformation.pdf
assetexplorer- product-overview - presentation
Digital Systems & Binary Numbers (comprehensive )
CHAPTER 2 - PM Management and IT Context

Bit pair recoding

  • 2. 2 Bit-Pair Recoding of Multipliers Bit-pair recoding halves the maximum number of summands (versions of the multiplicand). 1+1− (a) Example of bit-pair recoding derived from Booth recoding 0 000 1 1 0 1 0 Implied 0 to right of LSB 1 0 Sign extension 1 21− − −
  • 3. 3 Bit-Pair Recoding of Multipliers i 1+ i 1 (b) Table of multiplicand selection decisions selected at position i MultiplicandMultiplier bit-pair i 0 0 1 1 1 0 1 0 1 1 1 1 0 0 0 1 1 0 0 1 0 0 1 Multiplier bit on the right 0 0 ×M 1+ 1 1+ 0 1 2 2+ − − − − ×M ×M ×M ×M ×M ×M ×M
  • 4. 4 Bit-Pair Recoding of Multipliers 1- 0000 1 1 1 1 1 0 0 0 0 0 11 1 1 1 1 10 0 0 0 0 0 0 0 0000 111111 0 1 1 0 1 0 1 010011111 1 1 1 1 0 0 1 1 0 0 0 0 0 0 1 1 1 0 1 1 0 0 1 0 0 1 0 0 1 0 1 0 0 0 0 1 0 0 1 10 0 010 0 1 1 0 1 11 1- 6-( ) 13+( ) 1+ 78-( ) 1- 2- ´ Multiplication requiring only n/2 summands.