SlideShare a Scribd company logo
By
Ms.J.Shiny Christobel, AP/ECE
Sri Ramakrishna Institute of Technology,
Coimbatore
09-05-2024 2
09-05-2024 3
09-05-2024 4
09-05-2024 5
09-05-2024 6
09-05-2024 7
09-05-2024 8
09-05-2024 9
09-05-2024 10
 Multi rate DSP :
• Multi rate simply means "multiple sampling rates".
 A multi rate DSP system uses multiple sampling rates within the system.
 Whenever a signal at one rate has to be used by a system that expects a different
rate, the rate has to be increased or decreased, and some processing is required to
do so.
 Therefore "Multi rate DSP" really refers to the art or science of changing sampling
rates.
• Multi-rate processing finds use in signal processing systems where various sub-
systems with differing sample or clock rates need to be interfaced together.
 At other times multi-rate processing is used to reduce computational overhead of a
system.
 For example, an algorithm requires k operations to be completed per cycle.
 By reducing the sample rate of a signal or system by a factor of M, the arithmetic
bandwidth requirements are reduced from kfs operations to kfs/M operations per
second.
09-05-2024 11
 • The most immediate reason is when you need to pass data between two systems
which use incompatible sampling rates. For example, professional audio systems use 48
kHz rate, but consumer CD players use 44.1 kHz; when audio professionals transfer
their recorded music to CDs, they need to do a rate conversion.
 • But the most common reason is that multirate DSP can greatly increase processing
efficiency (even by orders of magnitude!), which reduces DSP system cost..
 Multirate consists of:
 • Decimation: To decrease the sampling rate,
 • Interpolation: To increase the sampling rate, or,
 • Resampling: To combine decimation and interpolation in order to change the sampling
rate by a fractional value that can be expressed as a ratio. For example, to resample by
a factor of 1.5, you just interpolate by a factor of 3 then decimate by a factor of 2 (to
change the sampling rate by a factor of 3/2=1.5.)
09-05-2024 12
1. Dual-Tone Multifrequency Signal Detection
 Dual-tone multifrequency (DTMF) signaling, increasingly being employed worldwide with push-button
telephone sets, offers a high dialing speed over the dial-pulse signaling used in conventional rotary tele-
phone sets. In recent years, DTMF signaling has also found applications requiring interactive control, such
as in voice mail, electronic mail (e-mail), telephone banking, and ATM machines
1. Spectral Analysis of Sinusoidal Signals
 An important application of digital signal processing methods is in determining in the discrete-time do- main
the frequency contents of a continuous-time signal,
more commonly known as spectral analysis. More specifically, it involves the determination of either t he
energy spectrum or the power spectrum of the signal.
1. Musical Sound Processing
 Almost all musical programs are produced in basically two stages. First, sound from each individual
instrument is recorded in an acoustically inert studio on a single track of a multitrack tape recorder.
 Then, the signals from each track are manipulated by the sound engineer to add special audio effects and
are combined in a mix-down system to finally generate the stereo recording on a two-track tape recorder.
09-05-2024 13
09-05-2024 14
 Suppose we want to implement the following stable system
 The quantization error noise variance is
 Noise variance increases as |a| gets closer to the unit circle
 As |a| gets closer to 1 we have to use more bits to compensate for the
increasing error
15
  1
a
az
1
b
z
H 1


 
    























 2
B
2
0
n
n
2
B
2
n
2
ef
B
2
2
f
a
1
1
12
2
2
a
12
2
2
n
h
12
2
N
1
M
09-05-2024 16
09-05-2024 17
09-05-2024 18
09-05-2024 19

09-05-2024 20
 A binary number may also have a binary point, in addition to the sign.
 The binary point is used for representing fractions, integers and integer-
fraction numbers.
 Registers are high-speed storage areas within the Central Processing Unit
(CPU) of the computer.
 All data are brought into a register before it can be processed.
 For example, if two numbers are to be added, both the numbers are brought in
registers, added, and the result is also placed in a register.
 There are two ways of representing the position of the binary point in the
register —
» Fixed point number representation
» Floating point number representation
09-05-2024 21
 The fixed point number representation assumes that the binary point is
fixed at one position either at the extreme left to make the number a
fraction, or at the extreme right to make the number an integer.
 In both cases, the binary point is not stored in the register, but the number is
treated as a fraction or integer.
 For example, if the binary point is assumed to be at extreme left, the
number 1100 is actually treated as 0.1100.
09-05-2024 22
 The integer binary signed number is represented as follows—
• For a positive integer binary number, the sign bit is 0 and the
magnitude is a positive binary number.
• For a negative integer binary number, the sign bit is 1. The magnitude is
represented in any one of the three ways—
» Signed Magnitude Representation — The magnitude is the positive
binary number itself.
» Signed 1 ’s Complement Representation — The magnitude is the 1’s
complement of the positive binary number.
» Signed 2’s Complement Representation — The magnitude is the 2’s
complement of the positive binary number.
Signed magnitude and signed 1’s complement representation are seldom used
in computer arithmetic.
09-05-2024 23
 The floating point number representation uses two registers.
 The first register stores the number without the binary point.
 The second register stores a number that indicates the position of the
binary point in the first register.
09-05-2024 24
 The floating point representation of a number has two parts
◦ —mantissa and exponent.
 The mantissa is a signed fixed point number.
 The exponent shows the position of the binary point in the mantissa.
09-05-2024 25
 Example : the binary number +11001.11 with an 8−bit mantissa and 6−bit
exponent is represented as follows—
• Mantissa is 01100111. The left most 0 indicates that the number is
positive.
• Exponent is 000101. This is the binary equivalent of decimal number + 5.
• The floating point number is Mantissa x 2exponent, i.e., + (.1100111) x 2+5
09-05-2024 26
 The arithmetic operation with the floating point numbers is complicated,
and uses complex hardware as compared to the fixed point representation.
 However, floating point calculations are required in scientific
calculations, so, computers have a built−in hardware for performing
floating point arithmetic operations.
09-05-2024 27
09-05-2024 28
 Sample-rate conversion, sampling-frequency conversion or resampling is the
process of changing the sampling rate or sampling frequency of a discrete signal to
obtain a new discrete representation of the underlying continuous signal.
 Application areas include image scaling and audio/visual systems, where different
sampling rates may be used for engineering, economic, or historical reasons.
 For example, Compact Disc Digital Audio and Digital Audio Tape systems use different
sampling rates, and American television, European television, and movies all use
different frame rates.
 Sample-rate conversion prevents changes in speed and pitch that would otherwise
occur when transferring recorded material between such systems.
 More specific types of resampling
include: upsampling or upscaling; downsampling, downscaling, or decimation;
and interpolation.
 The term multi-rate digital signal processing is sometimes used to refer to systems
that incorporate sample-rate conversion.
09-05-2024 29
09-05-2024 30
09-05-2024 31
09-05-2024 32
09-05-2024 33
09-05-2024 34
09-05-2024 35
09-05-2024 36
09-05-2024 37
09-05-2024 38
09-05-2024 39
09-05-2024 40
09-05-2024 41
09-05-2024 42
09-05-2024 43
09-05-2024 44
09-05-2024 45
09-05-2024 46
09-05-2024 47
09-05-2024 48
09-05-2024 49
 Construct the zero-input limit cycle in the fixed-point
realization of
first order digital IIR filter y(n)=a y(n-1) + x(n). Assume x [0] =
7/8,
y [-1] = 0 & a = 1/2. x [n] and y [n-1] are implemented by 4-bit
registers (including Sign bit).
09-05-2024 50

More Related Content

DOCX
Real time signal processing
PPTX
Analog and Digital Signals and how to convert between them..pptx
PPTX
A presentation about Analog and Digital Signals and how to convert between them.
PDF
Multirate signal processing and decimation interpolation
PDF
A High Speed Transposed Form FIR Filter Using Floating Point Dadda Multiplier
PDF
Using only above uploaded document(its formulas and concepts) solve problem 2...
PPTX
Unit-1_Digital Computers, number systemCOA[1].pptx
PDF
Data Communication & Computer Networks:Digital Signal Encoding
Real time signal processing
Analog and Digital Signals and how to convert between them..pptx
A presentation about Analog and Digital Signals and how to convert between them.
Multirate signal processing and decimation interpolation
A High Speed Transposed Form FIR Filter Using Floating Point Dadda Multiplier
Using only above uploaded document(its formulas and concepts) solve problem 2...
Unit-1_Digital Computers, number systemCOA[1].pptx
Data Communication & Computer Networks:Digital Signal Encoding

Similar to DSP Module -5 Multirate Signal Processing and its applications (20)

PPT
Chapter1 slide
PDF
High Speed Signed multiplier for Digital Signal Processing Applications
PDF
F3 COMPUTER SIMPLIFIED NOTES SP - Copy.pdf
PDF
Aiar. unit v. machine vision 1462642546237
PPTX
Unit-1.pptx
PDF
Digital Electronics
PDF
computer networks Error Detection Methods.pdf
PDF
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
PPT
fixed-point-vs-floating-point.ppt
PPT
digital control Chapter1 slide
PPTX
Four bit Signed Calculator.pptx
PDF
AREA OPTIMIZED FPGA IMPLEMENTATION FOR GENERATION OF RADAR PULSE COM-PRESSION...
DOCX
Analog to Digital Conversion Basics
PPTX
DIGI.pptxfd rf retttrf yqetfgcdhsvg tefydcghv
PPTX
UNIT 2nnb djdjnesisknssjksnddnbdhdnd.pptx
PPTX
Audio Processing
PPTX
( KEVIN SONI )DATA ACQUISITION SYSTEM
PPTX
DSD NOTES.pptx
PDF
DESIGN OF DOUBLE PRECISION FLOATING POINT MULTIPLICATION ALGORITHM WITH VECTO...
PDF
Iaetsd vlsi implementation of efficient convolutional
Chapter1 slide
High Speed Signed multiplier for Digital Signal Processing Applications
F3 COMPUTER SIMPLIFIED NOTES SP - Copy.pdf
Aiar. unit v. machine vision 1462642546237
Unit-1.pptx
Digital Electronics
computer networks Error Detection Methods.pdf
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
fixed-point-vs-floating-point.ppt
digital control Chapter1 slide
Four bit Signed Calculator.pptx
AREA OPTIMIZED FPGA IMPLEMENTATION FOR GENERATION OF RADAR PULSE COM-PRESSION...
Analog to Digital Conversion Basics
DIGI.pptxfd rf retttrf yqetfgcdhsvg tefydcghv
UNIT 2nnb djdjnesisknssjksnddnbdhdnd.pptx
Audio Processing
( KEVIN SONI )DATA ACQUISITION SYSTEM
DSD NOTES.pptx
DESIGN OF DOUBLE PRECISION FLOATING POINT MULTIPLICATION ALGORITHM WITH VECTO...
Iaetsd vlsi implementation of efficient convolutional
Ad

More from Shiny Christobel (12)

PDF
Electron Devices - Special Semiconductor Devices -LED
PDF
Electron Devices Special Semiconductor Devices - LDR
PDF
PN Junction Diode and its V - I Characteristics
PDF
Zener Diode and its V-I Characteristics and Applications
PDF
DSP Module-4 Finite Wordlength Effect and Zero Limit Cycle
PDF
DSP - Realization of Finite Impulse Response Filter
PDF
circular convolution and Linear convolution
PDF
DFT - Discrete Fourier Transform and its Properties
PDF
BJT - Bipolar Junction Transistor / Electron Devices
PDF
Transducers and Data Aquisition Systems.pdf
PPTX
Semiconductors
PDF
Electron Devices - Special Semiconductor Devices -LED
Electron Devices Special Semiconductor Devices - LDR
PN Junction Diode and its V - I Characteristics
Zener Diode and its V-I Characteristics and Applications
DSP Module-4 Finite Wordlength Effect and Zero Limit Cycle
DSP - Realization of Finite Impulse Response Filter
circular convolution and Linear convolution
DFT - Discrete Fourier Transform and its Properties
BJT - Bipolar Junction Transistor / Electron Devices
Transducers and Data Aquisition Systems.pdf
Semiconductors
Ad

Recently uploaded (20)

PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PDF
PPT on Performance Review to get promotions
PDF
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
PDF
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
PPTX
Geodesy 1.pptx...............................................
PDF
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
PDF
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
PDF
Automation-in-Manufacturing-Chapter-Introduction.pdf
PPTX
Internet of Things (IOT) - A guide to understanding
PPTX
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
PDF
Well-logging-methods_new................
PPTX
additive manufacturing of ss316l using mig welding
DOCX
573137875-Attendance-Management-System-original
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PDF
composite construction of structures.pdf
PDF
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
PPTX
Safety Seminar civil to be ensured for safe working.
PPT
Project quality management in manufacturing
PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PPT on Performance Review to get promotions
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
Geodesy 1.pptx...............................................
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
Automation-in-Manufacturing-Chapter-Introduction.pdf
Internet of Things (IOT) - A guide to understanding
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
Well-logging-methods_new................
additive manufacturing of ss316l using mig welding
573137875-Attendance-Management-System-original
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
composite construction of structures.pdf
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
Safety Seminar civil to be ensured for safe working.
Project quality management in manufacturing
UNIT-1 - COAL BASED THERMAL POWER PLANTS

DSP Module -5 Multirate Signal Processing and its applications

  • 1. By Ms.J.Shiny Christobel, AP/ECE Sri Ramakrishna Institute of Technology, Coimbatore
  • 11.  Multi rate DSP : • Multi rate simply means "multiple sampling rates".  A multi rate DSP system uses multiple sampling rates within the system.  Whenever a signal at one rate has to be used by a system that expects a different rate, the rate has to be increased or decreased, and some processing is required to do so.  Therefore "Multi rate DSP" really refers to the art or science of changing sampling rates. • Multi-rate processing finds use in signal processing systems where various sub- systems with differing sample or clock rates need to be interfaced together.  At other times multi-rate processing is used to reduce computational overhead of a system.  For example, an algorithm requires k operations to be completed per cycle.  By reducing the sample rate of a signal or system by a factor of M, the arithmetic bandwidth requirements are reduced from kfs operations to kfs/M operations per second. 09-05-2024 11
  • 12.  • The most immediate reason is when you need to pass data between two systems which use incompatible sampling rates. For example, professional audio systems use 48 kHz rate, but consumer CD players use 44.1 kHz; when audio professionals transfer their recorded music to CDs, they need to do a rate conversion.  • But the most common reason is that multirate DSP can greatly increase processing efficiency (even by orders of magnitude!), which reduces DSP system cost..  Multirate consists of:  • Decimation: To decrease the sampling rate,  • Interpolation: To increase the sampling rate, or,  • Resampling: To combine decimation and interpolation in order to change the sampling rate by a fractional value that can be expressed as a ratio. For example, to resample by a factor of 1.5, you just interpolate by a factor of 3 then decimate by a factor of 2 (to change the sampling rate by a factor of 3/2=1.5.) 09-05-2024 12
  • 13. 1. Dual-Tone Multifrequency Signal Detection  Dual-tone multifrequency (DTMF) signaling, increasingly being employed worldwide with push-button telephone sets, offers a high dialing speed over the dial-pulse signaling used in conventional rotary tele- phone sets. In recent years, DTMF signaling has also found applications requiring interactive control, such as in voice mail, electronic mail (e-mail), telephone banking, and ATM machines 1. Spectral Analysis of Sinusoidal Signals  An important application of digital signal processing methods is in determining in the discrete-time do- main the frequency contents of a continuous-time signal, more commonly known as spectral analysis. More specifically, it involves the determination of either t he energy spectrum or the power spectrum of the signal. 1. Musical Sound Processing  Almost all musical programs are produced in basically two stages. First, sound from each individual instrument is recorded in an acoustically inert studio on a single track of a multitrack tape recorder.  Then, the signals from each track are manipulated by the sound engineer to add special audio effects and are combined in a mix-down system to finally generate the stereo recording on a two-track tape recorder. 09-05-2024 13
  • 15.  Suppose we want to implement the following stable system  The quantization error noise variance is  Noise variance increases as |a| gets closer to the unit circle  As |a| gets closer to 1 we have to use more bits to compensate for the increasing error 15   1 a az 1 b z H 1                                  2 B 2 0 n n 2 B 2 n 2 ef B 2 2 f a 1 1 12 2 2 a 12 2 2 n h 12 2 N 1 M
  • 21.  A binary number may also have a binary point, in addition to the sign.  The binary point is used for representing fractions, integers and integer- fraction numbers.  Registers are high-speed storage areas within the Central Processing Unit (CPU) of the computer.  All data are brought into a register before it can be processed.  For example, if two numbers are to be added, both the numbers are brought in registers, added, and the result is also placed in a register.  There are two ways of representing the position of the binary point in the register — » Fixed point number representation » Floating point number representation 09-05-2024 21
  • 22.  The fixed point number representation assumes that the binary point is fixed at one position either at the extreme left to make the number a fraction, or at the extreme right to make the number an integer.  In both cases, the binary point is not stored in the register, but the number is treated as a fraction or integer.  For example, if the binary point is assumed to be at extreme left, the number 1100 is actually treated as 0.1100. 09-05-2024 22
  • 23.  The integer binary signed number is represented as follows— • For a positive integer binary number, the sign bit is 0 and the magnitude is a positive binary number. • For a negative integer binary number, the sign bit is 1. The magnitude is represented in any one of the three ways— » Signed Magnitude Representation — The magnitude is the positive binary number itself. » Signed 1 ’s Complement Representation — The magnitude is the 1’s complement of the positive binary number. » Signed 2’s Complement Representation — The magnitude is the 2’s complement of the positive binary number. Signed magnitude and signed 1’s complement representation are seldom used in computer arithmetic. 09-05-2024 23
  • 24.  The floating point number representation uses two registers.  The first register stores the number without the binary point.  The second register stores a number that indicates the position of the binary point in the first register. 09-05-2024 24
  • 25.  The floating point representation of a number has two parts ◦ —mantissa and exponent.  The mantissa is a signed fixed point number.  The exponent shows the position of the binary point in the mantissa. 09-05-2024 25
  • 26.  Example : the binary number +11001.11 with an 8−bit mantissa and 6−bit exponent is represented as follows— • Mantissa is 01100111. The left most 0 indicates that the number is positive. • Exponent is 000101. This is the binary equivalent of decimal number + 5. • The floating point number is Mantissa x 2exponent, i.e., + (.1100111) x 2+5 09-05-2024 26
  • 27.  The arithmetic operation with the floating point numbers is complicated, and uses complex hardware as compared to the fixed point representation.  However, floating point calculations are required in scientific calculations, so, computers have a built−in hardware for performing floating point arithmetic operations. 09-05-2024 27
  • 29.  Sample-rate conversion, sampling-frequency conversion or resampling is the process of changing the sampling rate or sampling frequency of a discrete signal to obtain a new discrete representation of the underlying continuous signal.  Application areas include image scaling and audio/visual systems, where different sampling rates may be used for engineering, economic, or historical reasons.  For example, Compact Disc Digital Audio and Digital Audio Tape systems use different sampling rates, and American television, European television, and movies all use different frame rates.  Sample-rate conversion prevents changes in speed and pitch that would otherwise occur when transferring recorded material between such systems.  More specific types of resampling include: upsampling or upscaling; downsampling, downscaling, or decimation; and interpolation.  The term multi-rate digital signal processing is sometimes used to refer to systems that incorporate sample-rate conversion. 09-05-2024 29
  • 50.  Construct the zero-input limit cycle in the fixed-point realization of first order digital IIR filter y(n)=a y(n-1) + x(n). Assume x [0] = 7/8, y [-1] = 0 & a = 1/2. x [n] and y [n-1] are implemented by 4-bit registers (including Sign bit). 09-05-2024 50