SlideShare a Scribd company logo
3
Most read
5
Most read
10
Most read
FPGA,
VLSI design flow using HDL,
introduction to
behavior, logic and
physical synthesis.
Table of contents
Introduction to FPGA
HDL
VLSI
VLSI design flow using HDL
Verification and Synthesis
Behavioral Synthesis
Logic Synthesis
Physical Synthesis
Conclusion
Introduction to FPGA
FPGA stands for Field-Programmable Gate Array. It
is a type of integrated circuit that can be
programmed after manufacturing. This makes it
highly flexible and customizable.
FPGAs are used in a variety of applications such as
signal processing, image and video processing,
cryptography, and many more. They offer high
performance, low power consumption, and low cost
compared to other types of ICs.
HDL
A hardware description language (HDL) is a programming language used to
describe the behavior and structure of digital circuits.
HDLs are used to generate the code
that is used to program FPGAs and
other programmable logic devices.
The most common HDLs are:
•Verilog
•VHDL
VLSI
VLSI is the process of designing and manufacturing
ICs with millions or billions of transistors. VLSI
has revolutionized the electronics industry, enabling
the development of complex and powerful
electronic devices such as microprocessors,
memory chips, and telecommunications equipment.
The VLSI design process is a complex and
challenging task, but it can be made easier by using
a variety of tools and techniques. By understanding
the different steps involved in the VLSI design
flow, designers can improve their productivity and
create more reliable and efficient circuits.
VLSI Design Flow using HDL
VLSI stands for Very Large Scale Integration. It
refers to the process of integrating millions of
transistors onto a single chip. The design flow for
VLSI using HDL (Hardware Description Language)
involves several steps such as design entry,
simulation, synthesis, and verification.
HDL is a programming language used to describe
the behavior of digital circuits. It allows designers
to create complex circuits using a few lines of code,
making the design process faster and more efficient.
Verification and Synthesis
After the design stage, the next step is verification. Verification ensures that the
HDL code accurately represents the desired functionality of the IC. This is done
through simulation, emulation, and formal verification techniques.
Once the HDL design is verified, it is synthesized into a net list. A net list is a list of
all the components and their connections in the IC. The net list is then optimized for
performance, power consumption, and area using various optimization techniques.
Behavioral Synthesis
Behavioral synthesis is the process of generating a high-level description of a
digital circuit from a behavioral description written in HDL. It involves
converting the HDL code into a register transfer level (RTL) description.
The RTL description represents the circuit in terms of registers and combinational
logic blocks. Behavioral synthesis is useful because it allows designers to focus
on the functionality of the circuit rather than the details of its implementation.
Logic Synthesis
Logic synthesis is the process of transforming an RTL description into a
gate-level net list. It involves mapping the RTL elements to standard cells
and optimizing the resulting net list for area, delay, and power
consumption.
The gate-level net list represents the circuit in terms of gates and their
interconnections. Logic synthesis is important because it enables designers
to optimize the circuit for specific requirements such as speed or power
consumption.
Physical Synthesis
Physical synthesis is the process of placing and
routing the gates in the gate-level net list onto the
physical layout of the chip. It involves partitioning
the net list into smaller blocks, placing them on the
chip, and routing the interconnections between
them.
Physical synthesis is important because it
determines the final performance and area of the
chip. It also takes into account physical constraints
such as wire length and capacitance to ensure that
the circuit operates correctly.
Conclusion
In conclusion, FPGA technology and VLSI design flow using HDL have
revolutionized the field of digital circuit design. They offer unprecedented
flexibility, customization, and performance at low cost and power
consumption.
Behavioral, logic, and physical synthesis are essential steps in the design
flow that enable designers to create complex circuits efficiently and
optimize them for specific requirements. With the continued development
of these technologies, we can expect even more advanced and innovative
designs in the future.
References
1. https://www.arm.com/glossary/fpga
2. https://en.wikipedia.org/wiki/Field-programmable_gate_array
3. https://learn.sparkfun.com/tutorials/how-does-an-fpga-work/all
4. https://en.wikipedia.org/wiki/Hardware_description_language
5. https://www.tutorialspoint.com/vlsi_design/vlsi_design_digital_system.htm
6. Khatri, S. P., Shenoy, N. V., Giomi, J. C., & Khouja, A. (2017). Logic
synthesis. In Electronic Design Automation for IC Implementation, Circuit
Design, and Process Technology (pp. 49-78). CRC Press.
Thank You

More Related Content

What's hot (20)

PPT
ARM Fundamentals
guest56d1b781
 
PPTX
Field-programmable gate array
PrinceArjun1999
 
PDF
Logic synthesis using Verilog HDL
anand hd
 
PDF
Cadence GenusTutorial------------ .pdf.pdf
SamHoney6
 
PPTX
vlsi design summer training ppt
Bhagwan Lal Teli
 
PDF
Actel fpga
Anish Gupta
 
ODP
PCIe DL_layer_3.0.1 (1)
Rakeshkumar Sachdev
 
PPTX
Asic
rajeevkr35
 
PPT
Interfacing 8255
Anuja Bhakuni
 
PPT
PerfectVIPs Uvm tlm slides format
Akash Mohanty
 
PPTX
dual-port RAM (DPRAM)
SACHINKUMAR1890
 
PPTX
Physical design
Mantra VLSI
 
PPTX
FPGA
Syed Saeed
 
PDF
Field Programmable Gate Array: Building Blocks and Interconnections
Dr. Saravanakumar Umathurai
 
PPTX
Xilinx virtex 7 fpga - Semester Presentation
Muhammad Muzaffar Khan
 
PPT
SOC design
Vinchipsytm Vlsitraining
 
PPTX
Reed solomon codes
Samreen Reyaz Ansari
 
PPTX
SDC_file_vlsi_designFlow synopsys design.pptx
vaibhav882307
 
PPT
08 decoder
Aamina Aslam
 
PPT
Fir and iir filter_design
shrinivasgnaik
 
ARM Fundamentals
guest56d1b781
 
Field-programmable gate array
PrinceArjun1999
 
Logic synthesis using Verilog HDL
anand hd
 
Cadence GenusTutorial------------ .pdf.pdf
SamHoney6
 
vlsi design summer training ppt
Bhagwan Lal Teli
 
Actel fpga
Anish Gupta
 
PCIe DL_layer_3.0.1 (1)
Rakeshkumar Sachdev
 
Interfacing 8255
Anuja Bhakuni
 
PerfectVIPs Uvm tlm slides format
Akash Mohanty
 
dual-port RAM (DPRAM)
SACHINKUMAR1890
 
Physical design
Mantra VLSI
 
Field Programmable Gate Array: Building Blocks and Interconnections
Dr. Saravanakumar Umathurai
 
Xilinx virtex 7 fpga - Semester Presentation
Muhammad Muzaffar Khan
 
Reed solomon codes
Samreen Reyaz Ansari
 
SDC_file_vlsi_designFlow synopsys design.pptx
vaibhav882307
 
08 decoder
Aamina Aslam
 
Fir and iir filter_design
shrinivasgnaik
 

Similar to FPGA, VLSI design flow using HDL, introduction to behavior, logic and physical synthesis (20)

PPT
Introduction to VHDL - Part 1
Abhilash Nair
 
PPTX
module nenddhd dhdbdh dehrbdbddnd d 1.pptx
kashinathvpillai51
 
PPTX
Digital VLSI Design and FPGA Implementation
Amber Bhaumik
 
PDF
Session 01 _rtl_design_with_vhdl 101
Mahmoud Abdellatif
 
PPT
Lecture 08
sohelranasweet
 
PDF
8d545d46b1785a31eaab12d116e10ba41d996928Lecture%202%20and%203%20pdf (1).pdf
yatinsingh34
 
PPTX
Vlsi final year project in jalandhar
deepikakaler1
 
PPTX
Vlsi final year project in ludhiana
deepikakaler1
 
PPTX
module 1-2 - Design Methods, parameters and examples.pptx
Maaz609108
 
PDF
Project report of 2016 Trainee_final
Akash Chowdhury
 
PPT
Lecture1111111111111111111111_vhdl_Introduction.ppt
ravigamr
 
DOCX
Report
chetana pareek
 
PPTX
VLSI Logic synthesis (1).pptx %ighdhdhshsgsgshshshfghhhhj
jobaregay
 
PDF
(eBook PDF) Digital Design: With an Introduction to the Verilog HDL, VHDL, an...
smihtmuangu
 
PPT
L1_vhdl_Intro (1).ppt
OsamaOsama46
 
PPT
L1_vhdl_Intro.ppt
OsamaOsama46
 
PPTX
ASIC design flow and Stracuture of FPGA.pptx
BEVARAVASUDEVAAP1813
 
PPTX
Vlsi & embedded systems
Deepak Yadav
 
PDF
Summer training vhdl
Arshit Rai
 
Introduction to VHDL - Part 1
Abhilash Nair
 
module nenddhd dhdbdh dehrbdbddnd d 1.pptx
kashinathvpillai51
 
Digital VLSI Design and FPGA Implementation
Amber Bhaumik
 
Session 01 _rtl_design_with_vhdl 101
Mahmoud Abdellatif
 
Lecture 08
sohelranasweet
 
8d545d46b1785a31eaab12d116e10ba41d996928Lecture%202%20and%203%20pdf (1).pdf
yatinsingh34
 
Vlsi final year project in jalandhar
deepikakaler1
 
Vlsi final year project in ludhiana
deepikakaler1
 
module 1-2 - Design Methods, parameters and examples.pptx
Maaz609108
 
Project report of 2016 Trainee_final
Akash Chowdhury
 
Lecture1111111111111111111111_vhdl_Introduction.ppt
ravigamr
 
VLSI Logic synthesis (1).pptx %ighdhdhshsgsgshshshfghhhhj
jobaregay
 
(eBook PDF) Digital Design: With an Introduction to the Verilog HDL, VHDL, an...
smihtmuangu
 
L1_vhdl_Intro (1).ppt
OsamaOsama46
 
L1_vhdl_Intro.ppt
OsamaOsama46
 
ASIC design flow and Stracuture of FPGA.pptx
BEVARAVASUDEVAAP1813
 
Vlsi & embedded systems
Deepak Yadav
 
Summer training vhdl
Arshit Rai
 
Ad

More from Rup Chowdhury (14)

PDF
An Industry report on Si Chuan Garden Cafe
Rup Chowdhury
 
PPTX
Paper Presentation on Improvement in Smart Agriculture using different techno...
Rup Chowdhury
 
DOCX
Lab Practices and Works Documentation / Report on Computer Graphics
Rup Chowdhury
 
PPTX
Enterprise Resource Planning
Rup Chowdhury
 
PPTX
Smart Traffic Controlling System
Rup Chowdhury
 
PPTX
Virtual Reality and Augmented Reality
Rup Chowdhury
 
PPTX
External Memory
Rup Chowdhury
 
PPTX
Overview of Microcontroller and ATMega32 microcontroller
Rup Chowdhury
 
PPTX
Deadlock
Rup Chowdhury
 
PPTX
Hospital Management System
Rup Chowdhury
 
PPTX
NFA and DFA
Rup Chowdhury
 
PDF
Environment Setup for Programming Languages
Rup Chowdhury
 
PPTX
Switch Case in C Program
Rup Chowdhury
 
PPTX
Environmental Problems and Natural Disaster and Social Crisis
Rup Chowdhury
 
An Industry report on Si Chuan Garden Cafe
Rup Chowdhury
 
Paper Presentation on Improvement in Smart Agriculture using different techno...
Rup Chowdhury
 
Lab Practices and Works Documentation / Report on Computer Graphics
Rup Chowdhury
 
Enterprise Resource Planning
Rup Chowdhury
 
Smart Traffic Controlling System
Rup Chowdhury
 
Virtual Reality and Augmented Reality
Rup Chowdhury
 
External Memory
Rup Chowdhury
 
Overview of Microcontroller and ATMega32 microcontroller
Rup Chowdhury
 
Deadlock
Rup Chowdhury
 
Hospital Management System
Rup Chowdhury
 
NFA and DFA
Rup Chowdhury
 
Environment Setup for Programming Languages
Rup Chowdhury
 
Switch Case in C Program
Rup Chowdhury
 
Environmental Problems and Natural Disaster and Social Crisis
Rup Chowdhury
 
Ad

Recently uploaded (20)

PDF
13th International Conference of Security, Privacy and Trust Management (SPTM...
ijcisjournal
 
PPSX
OOPS Concepts in Python and Exception Handling
Dr. A. B. Shinde
 
PDF
CLIP_Internals_and_Architecture.pdf sdvsdv sdv
JoseLuisCahuanaRamos3
 
PDF
تقرير عن التحليل الديناميكي لتدفق الهواء حول جناح.pdf
محمد قصص فتوتة
 
PPTX
CST413 KTU S7 CSE Machine Learning Introduction Parameter Estimation MLE MAP ...
resming1
 
PPT
SF 9_Unit 1.ppt software engineering ppt
AmarrKannthh
 
PPTX
Functions in Python Programming Language
BeulahS2
 
PPTX
Explore USA’s Best Structural And Non Structural Steel Detailing
Silicon Engineering Consultants LLC
 
PPTX
Computer network Computer network Computer network Computer network
Shrikant317689
 
PPTX
ASBC application presentation template (ENG)_v3 (1).pptx
HassanMohammed730118
 
PDF
Module - 5 Machine Learning-22ISE62.pdf
Dr. Shivashankar
 
PPTX
Bharatiya Antariksh Hackathon 2025 Idea Submission PPT.pptx
AsadShad4
 
PDF
Designing for Tomorrow – Architecture’s Role in the Sustainability Movement
BIM Services
 
PPT
FINAL plumbing code for board exam passer
MattKristopherDiaz
 
PDF
Plant Control_EST_85520-01_en_AllChanges_20220127.pdf
DarshanaChathuranga4
 
PPT
دراسة حاله لقرية تقع في جنوب غرب السودان
محمد قصص فتوتة
 
PPTX
Artificial Intelligence jejeiejj3iriejrjifirirjdjeie
VikingsGaming2
 
PDF
Module - 4 Machine Learning -22ISE62.pdf
Dr. Shivashankar
 
PDF
NFPA 10 - Estandar para extintores de incendios portatiles (ed.22 ENG).pdf
Oscar Orozco
 
PDF
June 2025 Top 10 Sites -Electrical and Electronics Engineering: An Internatio...
elelijjournal653
 
13th International Conference of Security, Privacy and Trust Management (SPTM...
ijcisjournal
 
OOPS Concepts in Python and Exception Handling
Dr. A. B. Shinde
 
CLIP_Internals_and_Architecture.pdf sdvsdv sdv
JoseLuisCahuanaRamos3
 
تقرير عن التحليل الديناميكي لتدفق الهواء حول جناح.pdf
محمد قصص فتوتة
 
CST413 KTU S7 CSE Machine Learning Introduction Parameter Estimation MLE MAP ...
resming1
 
SF 9_Unit 1.ppt software engineering ppt
AmarrKannthh
 
Functions in Python Programming Language
BeulahS2
 
Explore USA’s Best Structural And Non Structural Steel Detailing
Silicon Engineering Consultants LLC
 
Computer network Computer network Computer network Computer network
Shrikant317689
 
ASBC application presentation template (ENG)_v3 (1).pptx
HassanMohammed730118
 
Module - 5 Machine Learning-22ISE62.pdf
Dr. Shivashankar
 
Bharatiya Antariksh Hackathon 2025 Idea Submission PPT.pptx
AsadShad4
 
Designing for Tomorrow – Architecture’s Role in the Sustainability Movement
BIM Services
 
FINAL plumbing code for board exam passer
MattKristopherDiaz
 
Plant Control_EST_85520-01_en_AllChanges_20220127.pdf
DarshanaChathuranga4
 
دراسة حاله لقرية تقع في جنوب غرب السودان
محمد قصص فتوتة
 
Artificial Intelligence jejeiejj3iriejrjifirirjdjeie
VikingsGaming2
 
Module - 4 Machine Learning -22ISE62.pdf
Dr. Shivashankar
 
NFPA 10 - Estandar para extintores de incendios portatiles (ed.22 ENG).pdf
Oscar Orozco
 
June 2025 Top 10 Sites -Electrical and Electronics Engineering: An Internatio...
elelijjournal653
 

FPGA, VLSI design flow using HDL, introduction to behavior, logic and physical synthesis

  • 1. FPGA, VLSI design flow using HDL, introduction to behavior, logic and physical synthesis.
  • 2. Table of contents Introduction to FPGA HDL VLSI VLSI design flow using HDL Verification and Synthesis Behavioral Synthesis Logic Synthesis Physical Synthesis Conclusion
  • 3. Introduction to FPGA FPGA stands for Field-Programmable Gate Array. It is a type of integrated circuit that can be programmed after manufacturing. This makes it highly flexible and customizable. FPGAs are used in a variety of applications such as signal processing, image and video processing, cryptography, and many more. They offer high performance, low power consumption, and low cost compared to other types of ICs.
  • 4. HDL A hardware description language (HDL) is a programming language used to describe the behavior and structure of digital circuits. HDLs are used to generate the code that is used to program FPGAs and other programmable logic devices. The most common HDLs are: •Verilog •VHDL
  • 5. VLSI VLSI is the process of designing and manufacturing ICs with millions or billions of transistors. VLSI has revolutionized the electronics industry, enabling the development of complex and powerful electronic devices such as microprocessors, memory chips, and telecommunications equipment. The VLSI design process is a complex and challenging task, but it can be made easier by using a variety of tools and techniques. By understanding the different steps involved in the VLSI design flow, designers can improve their productivity and create more reliable and efficient circuits.
  • 6. VLSI Design Flow using HDL VLSI stands for Very Large Scale Integration. It refers to the process of integrating millions of transistors onto a single chip. The design flow for VLSI using HDL (Hardware Description Language) involves several steps such as design entry, simulation, synthesis, and verification. HDL is a programming language used to describe the behavior of digital circuits. It allows designers to create complex circuits using a few lines of code, making the design process faster and more efficient.
  • 7. Verification and Synthesis After the design stage, the next step is verification. Verification ensures that the HDL code accurately represents the desired functionality of the IC. This is done through simulation, emulation, and formal verification techniques. Once the HDL design is verified, it is synthesized into a net list. A net list is a list of all the components and their connections in the IC. The net list is then optimized for performance, power consumption, and area using various optimization techniques.
  • 8. Behavioral Synthesis Behavioral synthesis is the process of generating a high-level description of a digital circuit from a behavioral description written in HDL. It involves converting the HDL code into a register transfer level (RTL) description. The RTL description represents the circuit in terms of registers and combinational logic blocks. Behavioral synthesis is useful because it allows designers to focus on the functionality of the circuit rather than the details of its implementation.
  • 9. Logic Synthesis Logic synthesis is the process of transforming an RTL description into a gate-level net list. It involves mapping the RTL elements to standard cells and optimizing the resulting net list for area, delay, and power consumption. The gate-level net list represents the circuit in terms of gates and their interconnections. Logic synthesis is important because it enables designers to optimize the circuit for specific requirements such as speed or power consumption.
  • 10. Physical Synthesis Physical synthesis is the process of placing and routing the gates in the gate-level net list onto the physical layout of the chip. It involves partitioning the net list into smaller blocks, placing them on the chip, and routing the interconnections between them. Physical synthesis is important because it determines the final performance and area of the chip. It also takes into account physical constraints such as wire length and capacitance to ensure that the circuit operates correctly.
  • 11. Conclusion In conclusion, FPGA technology and VLSI design flow using HDL have revolutionized the field of digital circuit design. They offer unprecedented flexibility, customization, and performance at low cost and power consumption. Behavioral, logic, and physical synthesis are essential steps in the design flow that enable designers to create complex circuits efficiently and optimize them for specific requirements. With the continued development of these technologies, we can expect even more advanced and innovative designs in the future.
  • 12. References 1. https://www.arm.com/glossary/fpga 2. https://en.wikipedia.org/wiki/Field-programmable_gate_array 3. https://learn.sparkfun.com/tutorials/how-does-an-fpga-work/all 4. https://en.wikipedia.org/wiki/Hardware_description_language 5. https://www.tutorialspoint.com/vlsi_design/vlsi_design_digital_system.htm 6. Khatri, S. P., Shenoy, N. V., Giomi, J. C., & Khouja, A. (2017). Logic synthesis. In Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology (pp. 49-78). CRC Press.