SlideShare a Scribd company logo
International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395 -0056
Volume: 04 Issue: 06 | June -2017 www.irjet.net p-ISSN: 2395-0072
© 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 1493
HIGH SPEED OPTIMIZED AES USING PARALLEL PROCESSING
IMPLEMENTATION
R.Jerlin Emiliya1, D.Delphy2, B.Sangeetha3
1Associate professor hod of ece
2Assitant professor
3PG student, Dept. of ece, As Salam college of engg & tech, Tamil Nadu India
--------------------------------------------------------------------***---------------------------------------------------------------------
Abstract - Advanced encryption standard (AES) algorithm
has been widely deployed in cryptographic applications. This
work proposes a low power and high throughput
implementation of AES algorithm using key expansion
approach. We minimize the power consumption and critical
path delay using the proposed high performance
architecture. It supports both encryption and decryption
using 256-bitkeys with a throughput of 0.06 Gbps. The VHDL
language is utilized for simulating the design and an FPGA
chip has been used for the hardware implementations.
Experimental results reveal that the proposed AES
architectures offer superior performance than the existing
VLSI architectures in terms of power, throughput and
critical path delay.
Key words: AES, VHDL, FPGA, Encryption, Decryption.
1. INTRODUCTION
The recent years, there is a growing requirement to
implement cryptographic algorithms in fast rising high-
speed network applications. Encryption is the process of
encoding information so that the unauthorized persons
cannot identify the information. All the encryption
algorithms convert the available information into
unreadable secured form, referred to as cipher text. The
authorized person will be able to decode the information
using decryption algorithms. Two types of cryptographic
systems available for data security are asymmetric (public-
key) and symmetric (secret-keycryptographies
(Hosseinkhani and Javadi, 2012). Asymmetric
cryptography utilizes separate keys for encryption and
encryption process for the key transportation mechanism.
Conversely, symmetric cryptography utilizes an identical
key for both encryption and decryption process, which is
effective while handling a large amount of data (Chen et
al.,2011).
2. LITERATURE SURVEY
J. Daemen and V. Rijmen et al [1] Rijndael Algorithm is the
importance of cryptography applied to security in
electronic data transactions has acquired an essential
relevance during the last few years. A VHDL- based
implementation of the Advanced Encryption Standard
(AES) algorithm is presented in this paper. The design has
been coded by Very high speed integrated circuit
Hardware Descriptive Language. All the results are
synthesized using Xilinx ISE and simulated by using
ModelSim software.
Peter J. Ashenden et al [2] “The Designer's Guide to
VHDL”, Advanced Encryption Standard can be
programmed in software or built with pure hardware. This
implementation is compared with other works to show the
efficiency. All the transformations of both Encryptions and
Decryption are simulated using an iterative design
approach in order to minimize the hardware consumption.
This research investigates the AES algorithm with regard
to FPGA and the Very High Speed Integrated Circuit
Hardware Description language (VHDL). Simulation
results, performance results are presented and compared
with previous reported designs.
3. ENCRYPTION
The Encryption process of Advanced Encryption Standard
algorithm is presented below, in figure 1. This block
diagram is generic for AES specifications. It consists of a
number of different transformations applied consecutively
over the data block bits, in a fixed number of iterations,
called rounds. The number of rounds depends on the
length of the key used for the encryption process.
International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395 -0056
Volume: 04 Issue: 06 | June -2017 www.irjet.net p-ISSN: 2395-0072
© 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 1494
Figure 1. Encryption Process
3.1 Bytes Substitution Transformation
The bytes substitution transformation Bytesub (state) is a
non-linear substitution of bytes that operates
independently on each byte of the State using a
substitution table(S-box) presented in figure7. This S-box
which is invertible, is constructed by composing two
transformations
4. DECRYPTION
The Decryption process of Advanced Encryption Standard
algorithm is presented below, in figure 1. This process is
direct inverse of the Encryption process (chapter2). All the
transformations applied in Encryption process are
inversely applied to this process. Hence the last round
values of both the data and key are first round inputs for
the Decryption process and follow0s in decreasing order.
1.1 Inverse Bytes Substitution Transformation
Inverse Byte Substitution Transformation InvSubBytes( )
is the inverse of the byte substitution transformation, in
which the inverse S-Box (figure14) is applied to each byte
of the State. This is obtained by applying the inverse of the
affine transformation to the equation (16) followed by
taking the multiplicative inverse in GF (28).
Figure 2. Decryption Process
5. CONCLUSION
Xilinx ISE tool has been used for the synthesis, place-and-
route, and timing analysis. The pipelined implementation
of the proposed design, we reach a clock cycle of 3.6182 ns
(277.4 MHz of operative frequency). Once the function of
individual modules is verified for correctness, these can be
clubbed together. To support the above-mentioned
approach, the crypto algorithm is split into two modules:
coding and secret writing. The synthesis of the chip is
performed within the XILINX tool targeting Xilinx Virtex 5
technology (XC5VLX30 target device) and therefore the
International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395 -0056
Volume: 04 Issue: 06 | June -2017 www.irjet.net p-ISSN: 2395-0072
© 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 1495
report is given in Table 1. The combination of Modelsim
and Xilinx design flow has been used for the entire process.
Individual register transfer logic (RTL) is obtained once
synthesizing the VHDL style. The timing simulation is
additionally performed to verify the functional correctness
of the planning. However, the RTL diagram is not enclosed
here for conciseness. The power analysis is performed
using Xilinx’s XPower analysis tool. The Virtex 5 Pro is a
target device, as it is a full featured and flexible FPGA that
contains two Power PC cores and plenty of logic cells and
Devices,
Figure 3. Simulation Result.
Figure 4. Device Utilization
I/O pin counts ranging from 208 to 1164 (Xilinx). It is set
to run at 25 MHz during the simulations. Fig. 3 shows the
simulation result forth encryption of a test vector. The
design is synthesized in Xilinx Environment. The target
device is xc5vlx30 in the family of Virtex5.Through the
analysis of the schemes for throughput and power, it is
evident that the proposed scheme outperforms the
existing schemes. The standard national institute of
standards and technology (NIST) and direct optimized
routing(DOR) methodologies have been compared with
the proposed technique. Table 2 compares the critical
path, throughput, and power of the proposed technique
with NIST and DOR techniques. The throughput of the DOR
scheme is more comparing to the NIST scheme at the cost
double number of required LUT slices for implementation.
However, the proposed scheme provides the highest
throughput of 277.4 Mbps with 31.8% reduction
respectively in the LUT slices.
REFERENCES
[1] FIPS 197, “Advanced Encryption Standard (AES)”,
November 26, 2001
[2] J. Daemen and V. Rijmen, “AES Proposal: Rijndael”, AES
Algorithm Submission, September 3, 1999
[3] ALTERA. Max+plus II VHDL. San Jose. Altera, 1996
[4] ALTERA “ACEX1K Embedded Programmable Logic
Family Data Sheet”, pdf files, (May 2003)
[5] ALTERA High-Speed RijndaelEncryption / Decryption
Processors,
[6] Marcelo B. de Barcelos Design Case, “Optimized
performance and area implementation of Advanced
Encryption Standard in Altera
[7] “FPGA Simulations of Round 2 Advanced Encryption
Standards”
[8] Tilborg, Henk C. A. van. “Fundamentals of Cryptology:
A Professional Reference and Interactive Tutorial”,
New York Kluwer Academic Publishers, 2002
[9] Peter J. Ashenden, “The Designer's Guide to VHDL”, 2nd
Edition, San Francisco, CA, Morgan Kaufmann, 2002

More Related Content

PDF
Robustness and Stability Analysis of a Predictive PI Controller in WirelessHA...
PDF
Online Adaptive Control for Non Linear Processes Under Influence of External ...
PDF
IRJET- A Review: To Design Efficient 32 Bits Carry Select Adder by using ...
PDF
Design of Adaptive Sliding Mode Control with Fuzzy Controller and PID Tuning ...
PPTX
Power Analysis Attacks
PDF
IRJET-Hardware Co-Simulation of Classical Edge Detection Algorithms using Xil...
PDF
A STUDY OF IMAGE COMPRESSION BASED TRANSMISSION ALGORITHM USING SPIHT FOR LOW...
PDF
Programing Slicing and Its applications
Robustness and Stability Analysis of a Predictive PI Controller in WirelessHA...
Online Adaptive Control for Non Linear Processes Under Influence of External ...
IRJET- A Review: To Design Efficient 32 Bits Carry Select Adder by using ...
Design of Adaptive Sliding Mode Control with Fuzzy Controller and PID Tuning ...
Power Analysis Attacks
IRJET-Hardware Co-Simulation of Classical Edge Detection Algorithms using Xil...
A STUDY OF IMAGE COMPRESSION BASED TRANSMISSION ALGORITHM USING SPIHT FOR LOW...
Programing Slicing and Its applications

What's hot (14)

PPT
Slicing of Object-Oriented Programs
PPT
Fitness Inheritance in Evolutionary and
PDF
Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...
PDF
Virtual Lab for Electronics
PDF
VHDL Implementation of High Speed and Low Power BIST Based Vedic Multiplier
PDF
Di34672675
PDF
Packet Processing Application
PDF
Packet Processing Application
DOCX
Fpga as a tool for hardware realization of feedback control resume
PPSX
Reliability analysis of wireless automotive applications with transceiver red...
PDF
IRJET- Implementation of TPG-LFSR with Reseeding Pattern Value
PDF
Project_Report_Debargha
PDF
Virtual hybrid simualtion test - Modelling experimental errors
Slicing of Object-Oriented Programs
Fitness Inheritance in Evolutionary and
Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...
Virtual Lab for Electronics
VHDL Implementation of High Speed and Low Power BIST Based Vedic Multiplier
Di34672675
Packet Processing Application
Packet Processing Application
Fpga as a tool for hardware realization of feedback control resume
Reliability analysis of wireless automotive applications with transceiver red...
IRJET- Implementation of TPG-LFSR with Reseeding Pattern Value
Project_Report_Debargha
Virtual hybrid simualtion test - Modelling experimental errors
Ad

Similar to High Speed Optimized AES using Parallel Processing Implementation (20)

PDF
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
PDF
IRJET- A Review on Various Secured Data Encryption Models based on AES Standard
PDF
An Efficient FPGA Implementation of the Advanced Encryption Standard Algorithm
PDF
A VHDL Implemetation of the Advanced Encryption Standard-Rijndael.pdf
PDF
Fpga implementation of encryption and decryption algorithm based on aes
PDF
Design and Implementation of Area Efficiency AES Algoritham with FPGA and ASIC,
PDF
G04701051058
PDF
Novel Adaptive Hold Logic Circuit for the Multiplier using Add Round Key and ...
PDF
Design and Implementation of Area Efficiency AES Algoritham with FPGA and ASIC
PDF
Fpga based encryption design using vhdl
PDF
IRJET- Hardware and Software Co-Design of AES Algorithm on the basis of NIOS ...
PDF
High throughput FPGA Implementation of Advanced Encryption Standard Algorithm
PDF
Implementation of Fast Pipelined AES Algorithm on Xilinx FPGA
PDF
A04660105
PDF
A Cryptographic Hardware Revolution in Communication Systems using Verilog HDL
PDF
VHDL Encryption
PPTX
1st review major project aes algorithm.pptx
PDF
IRJET - A Review on Crypto-Algorithm using Different Hardware
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IRJET- A Review on Various Secured Data Encryption Models based on AES Standard
An Efficient FPGA Implementation of the Advanced Encryption Standard Algorithm
A VHDL Implemetation of the Advanced Encryption Standard-Rijndael.pdf
Fpga implementation of encryption and decryption algorithm based on aes
Design and Implementation of Area Efficiency AES Algoritham with FPGA and ASIC,
G04701051058
Novel Adaptive Hold Logic Circuit for the Multiplier using Add Round Key and ...
Design and Implementation of Area Efficiency AES Algoritham with FPGA and ASIC
Fpga based encryption design using vhdl
IRJET- Hardware and Software Co-Design of AES Algorithm on the basis of NIOS ...
High throughput FPGA Implementation of Advanced Encryption Standard Algorithm
Implementation of Fast Pipelined AES Algorithm on Xilinx FPGA
A04660105
A Cryptographic Hardware Revolution in Communication Systems using Verilog HDL
VHDL Encryption
1st review major project aes algorithm.pptx
IRJET - A Review on Crypto-Algorithm using Different Hardware
Ad

More from IRJET Journal (20)

PDF
Enhanced heart disease prediction using SKNDGR ensemble Machine Learning Model
PDF
Utilizing Biomedical Waste for Sustainable Brick Manufacturing: A Novel Appro...
PDF
Kiona – A Smart Society Automation Project
PDF
DESIGN AND DEVELOPMENT OF BATTERY THERMAL MANAGEMENT SYSTEM USING PHASE CHANG...
PDF
Invest in Innovation: Empowering Ideas through Blockchain Based Crowdfunding
PDF
SPACE WATCH YOUR REAL-TIME SPACE INFORMATION HUB
PDF
A Review on Influence of Fluid Viscous Damper on The Behaviour of Multi-store...
PDF
Wireless Arduino Control via Mobile: Eliminating the Need for a Dedicated Wir...
PDF
Explainable AI(XAI) using LIME and Disease Detection in Mango Leaf by Transfe...
PDF
BRAIN TUMOUR DETECTION AND CLASSIFICATION
PDF
The Project Manager as an ambassador of the contract. The case of NEC4 ECC co...
PDF
"Enhanced Heat Transfer Performance in Shell and Tube Heat Exchangers: A CFD ...
PDF
Advancements in CFD Analysis of Shell and Tube Heat Exchangers with Nanofluid...
PDF
Breast Cancer Detection using Computer Vision
PDF
Auto-Charging E-Vehicle with its battery Management.
PDF
Analysis of high energy charge particle in the Heliosphere
PDF
A Novel System for Recommending Agricultural Crops Using Machine Learning App...
PDF
Auto-Charging E-Vehicle with its battery Management.
PDF
Analysis of high energy charge particle in the Heliosphere
PDF
Wireless Arduino Control via Mobile: Eliminating the Need for a Dedicated Wir...
Enhanced heart disease prediction using SKNDGR ensemble Machine Learning Model
Utilizing Biomedical Waste for Sustainable Brick Manufacturing: A Novel Appro...
Kiona – A Smart Society Automation Project
DESIGN AND DEVELOPMENT OF BATTERY THERMAL MANAGEMENT SYSTEM USING PHASE CHANG...
Invest in Innovation: Empowering Ideas through Blockchain Based Crowdfunding
SPACE WATCH YOUR REAL-TIME SPACE INFORMATION HUB
A Review on Influence of Fluid Viscous Damper on The Behaviour of Multi-store...
Wireless Arduino Control via Mobile: Eliminating the Need for a Dedicated Wir...
Explainable AI(XAI) using LIME and Disease Detection in Mango Leaf by Transfe...
BRAIN TUMOUR DETECTION AND CLASSIFICATION
The Project Manager as an ambassador of the contract. The case of NEC4 ECC co...
"Enhanced Heat Transfer Performance in Shell and Tube Heat Exchangers: A CFD ...
Advancements in CFD Analysis of Shell and Tube Heat Exchangers with Nanofluid...
Breast Cancer Detection using Computer Vision
Auto-Charging E-Vehicle with its battery Management.
Analysis of high energy charge particle in the Heliosphere
A Novel System for Recommending Agricultural Crops Using Machine Learning App...
Auto-Charging E-Vehicle with its battery Management.
Analysis of high energy charge particle in the Heliosphere
Wireless Arduino Control via Mobile: Eliminating the Need for a Dedicated Wir...

Recently uploaded (20)

PPTX
Strings in CPP - Strings in C++ are sequences of characters used to store and...
PPTX
bas. eng. economics group 4 presentation 1.pptx
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PDF
composite construction of structures.pdf
PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PPTX
Sustainable Sites - Green Building Construction
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PPTX
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
PPTX
Recipes for Real Time Voice AI WebRTC, SLMs and Open Source Software.pptx
PDF
ETO & MEO Certificate of Competency Questions and Answers
PPTX
web development for engineering and engineering
PDF
Arduino robotics embedded978-1-4302-3184-4.pdf
PPT
Project quality management in manufacturing
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PPTX
“Next-Gen AI: Trends Reshaping Our World”
DOCX
573137875-Attendance-Management-System-original
PDF
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PPT
Chapter 6 Design in software Engineeing.ppt
Strings in CPP - Strings in C++ are sequences of characters used to store and...
bas. eng. economics group 4 presentation 1.pptx
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
composite construction of structures.pdf
UNIT-1 - COAL BASED THERMAL POWER PLANTS
Operating System & Kernel Study Guide-1 - converted.pdf
Sustainable Sites - Green Building Construction
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
Recipes for Real Time Voice AI WebRTC, SLMs and Open Source Software.pptx
ETO & MEO Certificate of Competency Questions and Answers
web development for engineering and engineering
Arduino robotics embedded978-1-4302-3184-4.pdf
Project quality management in manufacturing
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
“Next-Gen AI: Trends Reshaping Our World”
573137875-Attendance-Management-System-original
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
Chapter 6 Design in software Engineeing.ppt

High Speed Optimized AES using Parallel Processing Implementation

  • 1. International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 04 Issue: 06 | June -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 1493 HIGH SPEED OPTIMIZED AES USING PARALLEL PROCESSING IMPLEMENTATION R.Jerlin Emiliya1, D.Delphy2, B.Sangeetha3 1Associate professor hod of ece 2Assitant professor 3PG student, Dept. of ece, As Salam college of engg & tech, Tamil Nadu India --------------------------------------------------------------------***--------------------------------------------------------------------- Abstract - Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and high throughput implementation of AES algorithm using key expansion approach. We minimize the power consumption and critical path delay using the proposed high performance architecture. It supports both encryption and decryption using 256-bitkeys with a throughput of 0.06 Gbps. The VHDL language is utilized for simulating the design and an FPGA chip has been used for the hardware implementations. Experimental results reveal that the proposed AES architectures offer superior performance than the existing VLSI architectures in terms of power, throughput and critical path delay. Key words: AES, VHDL, FPGA, Encryption, Decryption. 1. INTRODUCTION The recent years, there is a growing requirement to implement cryptographic algorithms in fast rising high- speed network applications. Encryption is the process of encoding information so that the unauthorized persons cannot identify the information. All the encryption algorithms convert the available information into unreadable secured form, referred to as cipher text. The authorized person will be able to decode the information using decryption algorithms. Two types of cryptographic systems available for data security are asymmetric (public- key) and symmetric (secret-keycryptographies (Hosseinkhani and Javadi, 2012). Asymmetric cryptography utilizes separate keys for encryption and encryption process for the key transportation mechanism. Conversely, symmetric cryptography utilizes an identical key for both encryption and decryption process, which is effective while handling a large amount of data (Chen et al.,2011). 2. LITERATURE SURVEY J. Daemen and V. Rijmen et al [1] Rijndael Algorithm is the importance of cryptography applied to security in electronic data transactions has acquired an essential relevance during the last few years. A VHDL- based implementation of the Advanced Encryption Standard (AES) algorithm is presented in this paper. The design has been coded by Very high speed integrated circuit Hardware Descriptive Language. All the results are synthesized using Xilinx ISE and simulated by using ModelSim software. Peter J. Ashenden et al [2] “The Designer's Guide to VHDL”, Advanced Encryption Standard can be programmed in software or built with pure hardware. This implementation is compared with other works to show the efficiency. All the transformations of both Encryptions and Decryption are simulated using an iterative design approach in order to minimize the hardware consumption. This research investigates the AES algorithm with regard to FPGA and the Very High Speed Integrated Circuit Hardware Description language (VHDL). Simulation results, performance results are presented and compared with previous reported designs. 3. ENCRYPTION The Encryption process of Advanced Encryption Standard algorithm is presented below, in figure 1. This block diagram is generic for AES specifications. It consists of a number of different transformations applied consecutively over the data block bits, in a fixed number of iterations, called rounds. The number of rounds depends on the length of the key used for the encryption process.
  • 2. International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 04 Issue: 06 | June -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 1494 Figure 1. Encryption Process 3.1 Bytes Substitution Transformation The bytes substitution transformation Bytesub (state) is a non-linear substitution of bytes that operates independently on each byte of the State using a substitution table(S-box) presented in figure7. This S-box which is invertible, is constructed by composing two transformations 4. DECRYPTION The Decryption process of Advanced Encryption Standard algorithm is presented below, in figure 1. This process is direct inverse of the Encryption process (chapter2). All the transformations applied in Encryption process are inversely applied to this process. Hence the last round values of both the data and key are first round inputs for the Decryption process and follow0s in decreasing order. 1.1 Inverse Bytes Substitution Transformation Inverse Byte Substitution Transformation InvSubBytes( ) is the inverse of the byte substitution transformation, in which the inverse S-Box (figure14) is applied to each byte of the State. This is obtained by applying the inverse of the affine transformation to the equation (16) followed by taking the multiplicative inverse in GF (28). Figure 2. Decryption Process 5. CONCLUSION Xilinx ISE tool has been used for the synthesis, place-and- route, and timing analysis. The pipelined implementation of the proposed design, we reach a clock cycle of 3.6182 ns (277.4 MHz of operative frequency). Once the function of individual modules is verified for correctness, these can be clubbed together. To support the above-mentioned approach, the crypto algorithm is split into two modules: coding and secret writing. The synthesis of the chip is performed within the XILINX tool targeting Xilinx Virtex 5 technology (XC5VLX30 target device) and therefore the
  • 3. International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395 -0056 Volume: 04 Issue: 06 | June -2017 www.irjet.net p-ISSN: 2395-0072 © 2017, IRJET | Impact Factor value: 5.181 | ISO 9001:2008 Certified Journal | Page 1495 report is given in Table 1. The combination of Modelsim and Xilinx design flow has been used for the entire process. Individual register transfer logic (RTL) is obtained once synthesizing the VHDL style. The timing simulation is additionally performed to verify the functional correctness of the planning. However, the RTL diagram is not enclosed here for conciseness. The power analysis is performed using Xilinx’s XPower analysis tool. The Virtex 5 Pro is a target device, as it is a full featured and flexible FPGA that contains two Power PC cores and plenty of logic cells and Devices, Figure 3. Simulation Result. Figure 4. Device Utilization I/O pin counts ranging from 208 to 1164 (Xilinx). It is set to run at 25 MHz during the simulations. Fig. 3 shows the simulation result forth encryption of a test vector. The design is synthesized in Xilinx Environment. The target device is xc5vlx30 in the family of Virtex5.Through the analysis of the schemes for throughput and power, it is evident that the proposed scheme outperforms the existing schemes. The standard national institute of standards and technology (NIST) and direct optimized routing(DOR) methodologies have been compared with the proposed technique. Table 2 compares the critical path, throughput, and power of the proposed technique with NIST and DOR techniques. The throughput of the DOR scheme is more comparing to the NIST scheme at the cost double number of required LUT slices for implementation. However, the proposed scheme provides the highest throughput of 277.4 Mbps with 31.8% reduction respectively in the LUT slices. REFERENCES [1] FIPS 197, “Advanced Encryption Standard (AES)”, November 26, 2001 [2] J. Daemen and V. Rijmen, “AES Proposal: Rijndael”, AES Algorithm Submission, September 3, 1999 [3] ALTERA. Max+plus II VHDL. San Jose. Altera, 1996 [4] ALTERA “ACEX1K Embedded Programmable Logic Family Data Sheet”, pdf files, (May 2003) [5] ALTERA High-Speed RijndaelEncryption / Decryption Processors, [6] Marcelo B. de Barcelos Design Case, “Optimized performance and area implementation of Advanced Encryption Standard in Altera [7] “FPGA Simulations of Round 2 Advanced Encryption Standards” [8] Tilborg, Henk C. A. van. “Fundamentals of Cryptology: A Professional Reference and Interactive Tutorial”, New York Kluwer Academic Publishers, 2002 [9] Peter J. Ashenden, “The Designer's Guide to VHDL”, 2nd Edition, San Francisco, CA, Morgan Kaufmann, 2002