SlideShare a Scribd company logo
6
Most read
7
Most read
8
Most read
Review:
 General Structure
 Problems based on PLA & PAL
Kongunadu College of Engineering & Technology PLA & PAL 1
PLA(Programmable Logic Array)
 PLA is similar to PROM but it does not provide full decoding
of the variables and does not generates all the minterms.
 The PLA replaces decoder by a group of AND gates, each of
which can be programmed to generate a product term of the
input variables.
 There are three set of fuses present:
 between n-inputs & their complement values
 between the output of the AND gates and input of the OR gates.
 third set allows the output function to be generated either in AND-
OR-INVERT form or in the AND-OR form.
2Kongunadu College of Engineering & Technology PLA & PAL
Block Diagram
3Kongunadu College of Engineering & Technology PLA & PAL
PAL(Programmable Array Logic)
 It is a programmable logic device with a fixed OR
array and a programmable AND array.
 Since only AND gates are programmable, the PAL is
easier to program but it is not flexible as PLA.
4Kongunadu College of Engineering & Technology PLA & PAL
5Kongunadu College of Engineering & Technology PLA & PAL
Difference between PAL & PLA
PAL PLA
Both AND and OR arrays are
programmable.
OR array is fixed and AND array is
programmable.
Only desired minterms are
programmed using AND array.
Only desired minterms are
programmed using AND array.
Cheaper and Simpler Costliest and complex than PAL and
PROMs
6Kongunadu College of Engineering & Technology PLA & PAL
Example
7Kongunadu College of Engineering & Technology PLA & PAL
8Kongunadu College of Engineering & Technology PLA & PAL
9Kongunadu College of Engineering & Technology PLA & PAL
Implementation
10Kongunadu College of Engineering & Technology PLA & PAL
References:
 Mandal, “Digital Electronics Principles & Application,
McGraw Hill Edu, 2013.
 William Keitz, Digital Electronics-A Practical Approach with
VHDL, Pearson, 2013.
 Thomas L.Floyd, ‘Digital Fundamentals’, 11th edition, Pearson
Education, 2015.
 Charles H.Roth, Jr, Lizy Lizy Kurian John, ‘Digital System
Design using VHDL, Cengage,2013.
 D.P.Kothari,J.S.Dhillon, ‘Digital circuits and Design’,Pearson
Education, 2016.
 A.P.Godse., Dr.D.A.Godse, ‘Digital Logic Circuits’ , Technical
Publications Third Edition 2016
 Other Web Sources
11Kongunadu College of Engineering & Technology PLA & PAL

More Related Content

What's hot (20)

PPT
Programmable array logic
Gaditek
 
PDF
Digital logic families
Revathi Subramaniam
 
PPT
Timing diagram 8085 microprocessor
Velalar College of Engineering and Technology
 
PDF
fpga programming
Anish Gupta
 
PPTX
SHLD and LHLD instruction
Romilkumar Siddhapura
 
PPT
L5 Adders
ankitgoel
 
PPT
Shift Registers
Abhilash Nair
 
PPTX
Microprocessor 8085 complete
Shubham Singh
 
PPTX
PPT on 8085 Microprocessor
DebrajJana4
 
PDF
8155 PPI
ShivamSood22
 
PPTX
8255 PPI
deval patel
 
PPTX
Memories in digital electronics
SijuGeorge10
 
PPSX
Lect 2 ARM processor architecture
Dr.YNM
 
PPTX
OP AMP Applications
aroosa khan
 
PPTX
Architecture of 8085 microprocessor
AMAN SRIVASTAVA
 
PDF
prom,pld problems
Anish Gupta
 
PPT
Multipliers in VLSI
Kiranmai Sony
 
PDF
Log antilog amplifiers by ransher
ransherraj
 
PPTX
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
elprocus
 
PPTX
FPGA
Syed Saeed
 
Programmable array logic
Gaditek
 
Digital logic families
Revathi Subramaniam
 
Timing diagram 8085 microprocessor
Velalar College of Engineering and Technology
 
fpga programming
Anish Gupta
 
SHLD and LHLD instruction
Romilkumar Siddhapura
 
L5 Adders
ankitgoel
 
Shift Registers
Abhilash Nair
 
Microprocessor 8085 complete
Shubham Singh
 
PPT on 8085 Microprocessor
DebrajJana4
 
8155 PPI
ShivamSood22
 
8255 PPI
deval patel
 
Memories in digital electronics
SijuGeorge10
 
Lect 2 ARM processor architecture
Dr.YNM
 
OP AMP Applications
aroosa khan
 
Architecture of 8085 microprocessor
AMAN SRIVASTAVA
 
prom,pld problems
Anish Gupta
 
Multipliers in VLSI
Kiranmai Sony
 
Log antilog amplifiers by ransher
ransherraj
 
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
elprocus
 

Similar to Programmable Logic Array(PLA) & Programmable Array Logic(PAL) (20)

PDF
Unit 5 Programmable Logic Devices.pdf
SaurabhJaiswal790114
 
PPTX
Programmable logic devices
ISMT College
 
PPTX
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
DianaD43
 
PPTX
Module 4: PLA
chandrakant shinde
 
PPTX
Programmable logic array (pla)
Zainab Noor
 
PPT
Programmable logic devices
Ammara Javed
 
PDF
CPLD & FPGA
Indira Priyadarshini
 
PDF
Programmable Logic Devices
anand hd
 
PPTX
System design using HDL - Module 3
Aravinda Koithyar
 
PPT
Fpga 02-memory-and-pl ds
Malik Tauqir Hasan
 
PPTX
Flash memory
rohitladdu
 
PPTX
Programmable lrray Logic
rohitladdu
 
PPTX
Programmable Array Logic PPT by Shaurya21csu189.pptx
ShauryaBahl1
 
PPTX
5D. .Semiconductor Memories Part IV.pptx
bhavyasingla40
 
PDF
fbga module 1 for vlsi study matiriajlse
praveennrpravi
 
PPTX
CPLD & FPGA Architectures and applictionsplications.pptx
Dr.YNM
 
DOCX
Programmable array-logic-and-programmable-logic-array
Jher Carlson Atasan
 
PPT
PLD-PROM-PAL-PLA.pptcmkmfkmkemkefkmkdmdkmkdm
srishanth8085
 
PPTX
Memory types in fundamental of electronics.pptx
ShaikAkbarAlsaan1
 
PPTX
5C. Semiconductor Memories Part III.pptx
bhavyasingla40
 
Unit 5 Programmable Logic Devices.pdf
SaurabhJaiswal790114
 
Programmable logic devices
ISMT College
 
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
DianaD43
 
Module 4: PLA
chandrakant shinde
 
Programmable logic array (pla)
Zainab Noor
 
Programmable logic devices
Ammara Javed
 
Programmable Logic Devices
anand hd
 
System design using HDL - Module 3
Aravinda Koithyar
 
Fpga 02-memory-and-pl ds
Malik Tauqir Hasan
 
Flash memory
rohitladdu
 
Programmable lrray Logic
rohitladdu
 
Programmable Array Logic PPT by Shaurya21csu189.pptx
ShauryaBahl1
 
5D. .Semiconductor Memories Part IV.pptx
bhavyasingla40
 
fbga module 1 for vlsi study matiriajlse
praveennrpravi
 
CPLD & FPGA Architectures and applictionsplications.pptx
Dr.YNM
 
Programmable array-logic-and-programmable-logic-array
Jher Carlson Atasan
 
PLD-PROM-PAL-PLA.pptcmkmfkmkemkefkmkdmdkmkdm
srishanth8085
 
Memory types in fundamental of electronics.pptx
ShaikAkbarAlsaan1
 
5C. Semiconductor Memories Part III.pptx
bhavyasingla40
 
Ad

More from Revathi Subramaniam (20)

PPTX
Introduction to embedded system
Revathi Subramaniam
 
PPTX
Inter intergrated circuits-communication protocol
Revathi Subramaniam
 
PPTX
Application of embeddd system
Revathi Subramaniam
 
PPTX
Embedded development life cycle
Revathi Subramaniam
 
PPTX
Adaptive cruise control acc
Revathi Subramaniam
 
PDF
Unsymmetrical fault analysis
Revathi Subramaniam
 
PDF
Structure of power system
Revathi Subramaniam
 
PDF
Restructuring
Revathi Subramaniam
 
PDF
Power flow analysis
Revathi Subramaniam
 
PDF
Per unit analysis
Revathi Subramaniam
 
PDF
Newton raphson method
Revathi Subramaniam
 
PDF
Introduction to power system analysis
Revathi Subramaniam
 
PDF
Gauss seidel method
Revathi Subramaniam
 
PDF
Fault analysis
Revathi Subramaniam
 
PDF
Fault analysis using z bus
Revathi Subramaniam
 
PDF
VHDL-Behavioral-Programs-Structure of VHDL
Revathi Subramaniam
 
PDF
Flip flops
Revathi Subramaniam
 
PDF
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Revathi Subramaniam
 
PDF
Counters
Revathi Subramaniam
 
PDF
Error detection & correction codes
Revathi Subramaniam
 
Introduction to embedded system
Revathi Subramaniam
 
Inter intergrated circuits-communication protocol
Revathi Subramaniam
 
Application of embeddd system
Revathi Subramaniam
 
Embedded development life cycle
Revathi Subramaniam
 
Adaptive cruise control acc
Revathi Subramaniam
 
Unsymmetrical fault analysis
Revathi Subramaniam
 
Structure of power system
Revathi Subramaniam
 
Restructuring
Revathi Subramaniam
 
Power flow analysis
Revathi Subramaniam
 
Per unit analysis
Revathi Subramaniam
 
Newton raphson method
Revathi Subramaniam
 
Introduction to power system analysis
Revathi Subramaniam
 
Gauss seidel method
Revathi Subramaniam
 
Fault analysis
Revathi Subramaniam
 
Fault analysis using z bus
Revathi Subramaniam
 
VHDL-Behavioral-Programs-Structure of VHDL
Revathi Subramaniam
 
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Revathi Subramaniam
 
Error detection & correction codes
Revathi Subramaniam
 
Ad

Recently uploaded (20)

PDF
輪読会資料_Miipher and Miipher2 .
NABLAS株式会社
 
PDF
Decision support system in machine learning models for a face recognition-bas...
TELKOMNIKA JOURNAL
 
PPTX
WHO And BIS std- for water quality .pptx
dhanashree78
 
PPTX
Introduction to File Transfer Protocol with commands in FTP
BeulahS2
 
PDF
NFPA 10 - Estandar para extintores de incendios portatiles (ed.22 ENG).pdf
Oscar Orozco
 
PPTX
MATERIAL SCIENCE LECTURE NOTES FOR DIPLOMA STUDENTS
SAMEER VISHWAKARMA
 
PPT
FINAL plumbing code for board exam passer
MattKristopherDiaz
 
PPTX
Bharatiya Antariksh Hackathon 2025 Idea Submission PPT.pptx
AsadShad4
 
PDF
June 2025 Top 10 Sites -Electrical and Electronics Engineering: An Internatio...
elelijjournal653
 
PDF
lesson4-occupationalsafetyandhealthohsstandards-240812020130-1a7246d0.pdf
arvingallosa3
 
PDF
Rapid Prototyping for XR: Lecture 1 Introduction to Prototyping
Mark Billinghurst
 
PDF
FSE-Journal-First-Automated code editing with search-generate-modify.pdf
cl144
 
PPTX
FSE_LLM4SE1_A Tool for In-depth Analysis of Code Execution Reasoning of Large...
cl144
 
PDF
PRIZ Academy - Process functional modelling
PRIZ Guru
 
PDF
Rapid Prototyping for XR: Lecture 2 - Low Fidelity Prototyping.
Mark Billinghurst
 
PPTX
Introduction to Python Programming Language
merlinjohnsy
 
PPTX
Functions in Python Programming Language
BeulahS2
 
PDF
تقرير عن التحليل الديناميكي لتدفق الهواء حول جناح.pdf
محمد قصص فتوتة
 
PDF
Generative AI & Scientific Research : Catalyst for Innovation, Ethics & Impact
AlqualsaDIResearchGr
 
PDF
Python Mini Project: Command-Line Quiz Game for School/College Students
MPREETHI7
 
輪読会資料_Miipher and Miipher2 .
NABLAS株式会社
 
Decision support system in machine learning models for a face recognition-bas...
TELKOMNIKA JOURNAL
 
WHO And BIS std- for water quality .pptx
dhanashree78
 
Introduction to File Transfer Protocol with commands in FTP
BeulahS2
 
NFPA 10 - Estandar para extintores de incendios portatiles (ed.22 ENG).pdf
Oscar Orozco
 
MATERIAL SCIENCE LECTURE NOTES FOR DIPLOMA STUDENTS
SAMEER VISHWAKARMA
 
FINAL plumbing code for board exam passer
MattKristopherDiaz
 
Bharatiya Antariksh Hackathon 2025 Idea Submission PPT.pptx
AsadShad4
 
June 2025 Top 10 Sites -Electrical and Electronics Engineering: An Internatio...
elelijjournal653
 
lesson4-occupationalsafetyandhealthohsstandards-240812020130-1a7246d0.pdf
arvingallosa3
 
Rapid Prototyping for XR: Lecture 1 Introduction to Prototyping
Mark Billinghurst
 
FSE-Journal-First-Automated code editing with search-generate-modify.pdf
cl144
 
FSE_LLM4SE1_A Tool for In-depth Analysis of Code Execution Reasoning of Large...
cl144
 
PRIZ Academy - Process functional modelling
PRIZ Guru
 
Rapid Prototyping for XR: Lecture 2 - Low Fidelity Prototyping.
Mark Billinghurst
 
Introduction to Python Programming Language
merlinjohnsy
 
Functions in Python Programming Language
BeulahS2
 
تقرير عن التحليل الديناميكي لتدفق الهواء حول جناح.pdf
محمد قصص فتوتة
 
Generative AI & Scientific Research : Catalyst for Innovation, Ethics & Impact
AlqualsaDIResearchGr
 
Python Mini Project: Command-Line Quiz Game for School/College Students
MPREETHI7
 

Programmable Logic Array(PLA) & Programmable Array Logic(PAL)

  • 1. Review:  General Structure  Problems based on PLA & PAL Kongunadu College of Engineering & Technology PLA & PAL 1
  • 2. PLA(Programmable Logic Array)  PLA is similar to PROM but it does not provide full decoding of the variables and does not generates all the minterms.  The PLA replaces decoder by a group of AND gates, each of which can be programmed to generate a product term of the input variables.  There are three set of fuses present:  between n-inputs & their complement values  between the output of the AND gates and input of the OR gates.  third set allows the output function to be generated either in AND- OR-INVERT form or in the AND-OR form. 2Kongunadu College of Engineering & Technology PLA & PAL
  • 3. Block Diagram 3Kongunadu College of Engineering & Technology PLA & PAL
  • 4. PAL(Programmable Array Logic)  It is a programmable logic device with a fixed OR array and a programmable AND array.  Since only AND gates are programmable, the PAL is easier to program but it is not flexible as PLA. 4Kongunadu College of Engineering & Technology PLA & PAL
  • 5. 5Kongunadu College of Engineering & Technology PLA & PAL
  • 6. Difference between PAL & PLA PAL PLA Both AND and OR arrays are programmable. OR array is fixed and AND array is programmable. Only desired minterms are programmed using AND array. Only desired minterms are programmed using AND array. Cheaper and Simpler Costliest and complex than PAL and PROMs 6Kongunadu College of Engineering & Technology PLA & PAL
  • 7. Example 7Kongunadu College of Engineering & Technology PLA & PAL
  • 8. 8Kongunadu College of Engineering & Technology PLA & PAL
  • 9. 9Kongunadu College of Engineering & Technology PLA & PAL
  • 10. Implementation 10Kongunadu College of Engineering & Technology PLA & PAL
  • 11. References:  Mandal, “Digital Electronics Principles & Application, McGraw Hill Edu, 2013.  William Keitz, Digital Electronics-A Practical Approach with VHDL, Pearson, 2013.  Thomas L.Floyd, ‘Digital Fundamentals’, 11th edition, Pearson Education, 2015.  Charles H.Roth, Jr, Lizy Lizy Kurian John, ‘Digital System Design using VHDL, Cengage,2013.  D.P.Kothari,J.S.Dhillon, ‘Digital circuits and Design’,Pearson Education, 2016.  A.P.Godse., Dr.D.A.Godse, ‘Digital Logic Circuits’ , Technical Publications Third Edition 2016  Other Web Sources 11Kongunadu College of Engineering & Technology PLA & PAL