Unix/Linux Command Reference - File Commands and ShortcutsJason J Pulikkottil
This document is a comprehensive reference guide to common Unix/Linux commands, including file manipulation, process management, file permissions, searching, system information, compression, and networking. Each command is briefly described along with its syntax and options. Additionally, it includes keyboard shortcuts for efficient command line usage.
The document introduces Perl programming, highlighting its flexibility and general-purpose nature. It covers essential topics including installation, commenting, variables, operators, control structures, and basic input/output functions in Perl. The document also provides examples and exercises to aid comprehension of these concepts.
The document provides an overview of various data types and structures in SystemVerilog, including two-state and four-state integer types, wire, reg, dynamic and associative arrays, as well as interfaces and object-oriented programming concepts like classes and inheritance. It highlights the use of different constructs to model hardware, manage memory dynamically, and establish relationships between modules for efficient design. Additionally, it covers advanced topics such as encapsulation, polymorphism, and control of timing and synchronization through clocking blocks.
The document outlines essential concepts in physical design, including inputs, outputs, and procedures involved in ASIC design processes such as floorplanning, placement, and clock tree optimization. It emphasizes the importance of proper validation checks before and during design implementation to avoid common pitfalls and timing issues related to clock trees and high fan-out nets. Additionally, it discusses design libraries and methods for multi-voltage designs and provides an overview of best practices for chip layout and routing.
The document details various checks and methodologies involved in the floor planning of integrated circuits, such as verifying netlist uniqueness, timing checks, and avoiding routing congestion. It discusses considerations for macro placement, io pad arrangements, and power and ground strategies to minimize voltage drop and improve signal integrity. Additionally, the document emphasizes the importance of adhering to design guidelines, addressing potential violations, and managing density during the placement process.
The document outlines the physical design aspects of ASIC design, covering topics such as implementation styles, design flow, floor planning, power planning, placement, and timing analysis. It details various methodologies for converting gate-level netlists into physical layouts, including the importance of optimization in routing and clock tree synthesis. Additionally, it discusses verification processes and energy calculations to ensure efficient functioning of the ASIC design.
Basic Electronics, Digital Electronics, Static Timing Analysis NotesJason J Pulikkottil
The document explains key concepts in semiconductor electronics, covering topics like resistivity, capacitance, MOSFET switches, power dynamics, timing analysis, and various types of digital circuits. It details the functionalities of combinational and sequential circuits, highlighting essential components such as latches, flip-flops, and the importance of setup and hold times. Furthermore, it contrasts static and dynamic timing analysis while outlining techniques for ensuring timing integrity in digital designs.
The document outlines the processes involved in floor planning and power planning for chip design, detailing objectives such as minimizing die size, meeting timing requirements, and ensuring proper power routing. It discusses the steps required for an effective floor plan, including macro placement, power grid creation, and the importance of reducing IR drop and ground bounce. Additionally, it provides insights into various design considerations, inputs needed, and checks for ensuring functional and efficient designs.
The document outlines the processes involved in integrated circuit design, focusing on power planning, floorplanning, and routing. It emphasizes the importance of meeting timing, power, and area requirements while considering factors like voltage supply, interconnect parasitics, and design rules. Special attention is given to the implications of IR drop and electromigration on chip performance and reliability.
The document is a comprehensive guide on digital electronics, covering topics such as binary number systems, boolean algebra, combinational and sequential logic, and digital circuit design. It includes theoretical explanations, conversion procedures, and practical applications through questions and answers across multiple chapters. Key concepts include logic gates, k-maps, flip-flops, and memory systems, along with problem-solving techniques for various digital designs.
The document outlines various types of standard cells used in circuit designs, including stdcells, tap cells, tie cells, and decap cells, each serving specific functions like preventing latch-up and managing power distribution. It also discusses additional cells such as endcap cells, filler cells, and macro cells, detailing their roles in maintaining electrical connectivity and optimizing chip layout. Furthermore, it explains drive strengths and cell architectures, highlighting the trade-offs between performance, power, and area in standard cell libraries.
The document outlines ten DFT (Design for Test) rules necessary for effective scan test mode, focusing on issues related to internal clocks, combinational feedback circuits, and the control of flip-flops and latches. Key rules include using primary input for clock and reset signals, avoiding combinational feedback, and ensuring proper buffering of scan enable signals to maintain test coverage. Solutions to identified issues are also provided, including modifications to VHDL RTL code to enhance controllability and observability during testing.
Clock Definitions Static Timing Analysis for VLSI EngineersJason J Pulikkottil
The document discusses various clock definitions relevant to digital design, including leading and trailing edges for positive and negative edge-triggered designs, as well as concepts such as clock skew, latency, jitter, and multiple clock domains. It explains how local and global skew can affect timing and introduces the differences between asynchronous and synchronous clocks, gated clocks, and generated clocks. Additionally, it covers the role of virtual clocks in design optimization and timing analysis.
The document provides a comprehensive overview of logic synthesis in digital VLSI, covering basic synthesis flows, library usage, and timing path constraints. It outlines key commands and TCL syntax for configuring design parameters and libraries, as well as defining clocks and constraints crucial for timing analysis. Additionally, it discusses the roles of design objects and elements essential for synthesizing circuits and managing timing paths effectively.
The document outlines the two primary divisions of ASIC design: logical design (LD) and physical design (PD), detailing the inputs and processes involved in physical design such as data preparation, floor planning, and power planning. It describes various types of libraries, netlists, and design constraints essential for the physical implementation of ASICs, along with methodologies aimed at managing timing, power dissipation, and placement. Additionally, it emphasizes the importance of verification and optimization throughout the design process to ensure functionality and efficiency.
The document discusses floor planning and power planning in chip design, emphasizing their critical roles in achieving optimal design implementation. It outlines key concepts of floor planning, including definitions of macros and core elements, as well as steps in the process such as macro placement and routing. Additionally, it covers power planning principles, objectives, distribution architectures, and methods to manage power dissipation and noise in the design.
The document details the design and architecture of a standard cell library, focusing on parameters like power, area, performance, cell height, pitch, and the calculations needed to determine these dimensions for a 9-track library. It also covers various cell types including basic gates, isolation cells, level shifters, power gates, retention flops, and special cells like tap cells and filler cells, along with their functionalities and applications in integrated circuit design. Additionally, it discusses the significance of spare cells for future design adjustments and the characterization process for generating library files.
The document outlines the physical design process in integrated circuit development, known as place and route (PNR), which involves transforming a netlist into a manufacturable layout. Key steps include importing design data, conducting basic checks, timing analyses, and creating a quality floorplan critical for successful implementation and closure. It emphasizes the importance of meticulous design understanding, the interaction of various components, and methods for optimizing the positioning and routing of cells to ensure functionality and performance in the final IC design.
The document discusses the process of floor planning in physical design, detailing the goals, inputs, and challenges associated with positioning electronic circuit modules. It compares floor planning with placement, highlights algorithms such as integer programming and hierarchical approaches, and outlines methods for estimating cost and quality of floorplans. The document emphasizes the complexity of the floor planning problem, including factors like die area, timing, and power distribution considerations.
Verilog is a software language initially designed for digital logic simulation that is now widely used for hardware design, particularly for ASICs and FPGAs. It incorporates both structural and behavioral modeling, allowing easy combination of descriptive models and testbenches. Key components include behavioral processes like always blocks and structural representations through modules, and it supports four-valued logic to model real-world electronic states.
VLSI Design Partitioning - Very Large Scale Integration - Practical ProblemsJason J Pulikkottil
The document discusses practical problems in VLSI physical design, focusing on three algorithms: flow-based bipartitioning, Fiduccia-Mattheyses (FM) partitioning, and Kernighan-Lin (KL) partitioning. It details procedures for each algorithm, emphasizing area constraints and node merging, with summaries indicating reductions in cutsize and improvements in balance. The results highlight significant enhancements in partitioning effectiveness across the algorithms.
The document outlines the VLSI (Very Large Scale Integration) design flow which involves various stages from defining specifications to clock tree synthesis, emphasizing the importance of logical design, functional verification, and physical layout. It covers critical aspects such as RTL synthesis, floorplanning, placement of standard cells and macros, power planning, and clock tree synthesis to achieve optimal design while ensuring performance and manufacturability. Additionally, the document differentiates between macros and IPs (intellectual properties), discussing their roles as reusable components in the chip design ecosystem.
Switched reluctance motors (SRM) operate on the principle of reluctance torque, featuring robust construction, high efficiency, and an absence of permanent magnets, leading to low costs. However, they require rotor position sensors, may produce high torque ripples, and generate acoustic noise. SRMs are applied in various sectors, including industrial drives, domestic appliances, and electric vehicles.
The document discusses variable frequency induction motor drives, detailing the methods of controlling motor speed through voltage source inverters (VSI) and current source inverters (CSI), highlighting their advantages and drawbacks. It explains closed-loop speed control mechanisms, regenerative braking, and dynamic braking methods for induction motors, as well as concepts of vector control for independent torque and flux management. Additionally, comparisons between VSI and CSI fed drives are provided, emphasizing their differences in reliability, cost, and operational flexibility.
Speed Control Of Synchronous Motor - Synchronous Reluctance MotorJason J Pulikkottil
The document discusses the speed control of synchronous motor drives, explaining the principles of synchronous motors and their operational modes. It highlights the use of variable frequency sources for speed control, the types of synchronous motors, and various starting methods, as well as the advantages and disadvantages of different operational modes. The document also covers the specifics of permanent magnet synchronous motors, including their construction, types, and control mechanisms.
This document provides an overview of solar PV systems for household applications, detailing the types (grid-connected and stand-alone systems), core components, and design considerations necessary for effective implementation. It also covers sizing solar panels and batteries based on household energy needs, as well as the selection criteria for inverters and charge controllers. Additionally, it addresses emergency power options, energy conservation techniques in lighting, and installation best practices.
The document discusses satellite communication technology that enables services like voice and video calls, internet, and television over long distances using satellites. It outlines the principles of operation, including signal transmission via uplinks and downlinks, and explains multiple access techniques such as FDMA, TDMA, and CDMA. Additionally, it covers optical fiber communication, detailing components such as photodetectors and the characteristics of various filters used in these systems.
A reluctance motor uses non-permanent magnetic poles induced on a ferromagnetic rotor to generate torque through magnetic reluctance, and it can deliver high power density at low cost. Various types of reluctance motors include synchronous, variable, and switched reluctance motors, each having specific constructions and operational principles. While they offer advantages like low maintenance and simple designs, they also face disadvantages such as high torque ripple and low efficiency.
The document outlines the processes involved in integrated circuit design, focusing on power planning, floorplanning, and routing. It emphasizes the importance of meeting timing, power, and area requirements while considering factors like voltage supply, interconnect parasitics, and design rules. Special attention is given to the implications of IR drop and electromigration on chip performance and reliability.
The document is a comprehensive guide on digital electronics, covering topics such as binary number systems, boolean algebra, combinational and sequential logic, and digital circuit design. It includes theoretical explanations, conversion procedures, and practical applications through questions and answers across multiple chapters. Key concepts include logic gates, k-maps, flip-flops, and memory systems, along with problem-solving techniques for various digital designs.
The document outlines various types of standard cells used in circuit designs, including stdcells, tap cells, tie cells, and decap cells, each serving specific functions like preventing latch-up and managing power distribution. It also discusses additional cells such as endcap cells, filler cells, and macro cells, detailing their roles in maintaining electrical connectivity and optimizing chip layout. Furthermore, it explains drive strengths and cell architectures, highlighting the trade-offs between performance, power, and area in standard cell libraries.
The document outlines ten DFT (Design for Test) rules necessary for effective scan test mode, focusing on issues related to internal clocks, combinational feedback circuits, and the control of flip-flops and latches. Key rules include using primary input for clock and reset signals, avoiding combinational feedback, and ensuring proper buffering of scan enable signals to maintain test coverage. Solutions to identified issues are also provided, including modifications to VHDL RTL code to enhance controllability and observability during testing.
Clock Definitions Static Timing Analysis for VLSI EngineersJason J Pulikkottil
The document discusses various clock definitions relevant to digital design, including leading and trailing edges for positive and negative edge-triggered designs, as well as concepts such as clock skew, latency, jitter, and multiple clock domains. It explains how local and global skew can affect timing and introduces the differences between asynchronous and synchronous clocks, gated clocks, and generated clocks. Additionally, it covers the role of virtual clocks in design optimization and timing analysis.
The document provides a comprehensive overview of logic synthesis in digital VLSI, covering basic synthesis flows, library usage, and timing path constraints. It outlines key commands and TCL syntax for configuring design parameters and libraries, as well as defining clocks and constraints crucial for timing analysis. Additionally, it discusses the roles of design objects and elements essential for synthesizing circuits and managing timing paths effectively.
The document outlines the two primary divisions of ASIC design: logical design (LD) and physical design (PD), detailing the inputs and processes involved in physical design such as data preparation, floor planning, and power planning. It describes various types of libraries, netlists, and design constraints essential for the physical implementation of ASICs, along with methodologies aimed at managing timing, power dissipation, and placement. Additionally, it emphasizes the importance of verification and optimization throughout the design process to ensure functionality and efficiency.
The document discusses floor planning and power planning in chip design, emphasizing their critical roles in achieving optimal design implementation. It outlines key concepts of floor planning, including definitions of macros and core elements, as well as steps in the process such as macro placement and routing. Additionally, it covers power planning principles, objectives, distribution architectures, and methods to manage power dissipation and noise in the design.
The document details the design and architecture of a standard cell library, focusing on parameters like power, area, performance, cell height, pitch, and the calculations needed to determine these dimensions for a 9-track library. It also covers various cell types including basic gates, isolation cells, level shifters, power gates, retention flops, and special cells like tap cells and filler cells, along with their functionalities and applications in integrated circuit design. Additionally, it discusses the significance of spare cells for future design adjustments and the characterization process for generating library files.
The document outlines the physical design process in integrated circuit development, known as place and route (PNR), which involves transforming a netlist into a manufacturable layout. Key steps include importing design data, conducting basic checks, timing analyses, and creating a quality floorplan critical for successful implementation and closure. It emphasizes the importance of meticulous design understanding, the interaction of various components, and methods for optimizing the positioning and routing of cells to ensure functionality and performance in the final IC design.
The document discusses the process of floor planning in physical design, detailing the goals, inputs, and challenges associated with positioning electronic circuit modules. It compares floor planning with placement, highlights algorithms such as integer programming and hierarchical approaches, and outlines methods for estimating cost and quality of floorplans. The document emphasizes the complexity of the floor planning problem, including factors like die area, timing, and power distribution considerations.
Verilog is a software language initially designed for digital logic simulation that is now widely used for hardware design, particularly for ASICs and FPGAs. It incorporates both structural and behavioral modeling, allowing easy combination of descriptive models and testbenches. Key components include behavioral processes like always blocks and structural representations through modules, and it supports four-valued logic to model real-world electronic states.
VLSI Design Partitioning - Very Large Scale Integration - Practical ProblemsJason J Pulikkottil
The document discusses practical problems in VLSI physical design, focusing on three algorithms: flow-based bipartitioning, Fiduccia-Mattheyses (FM) partitioning, and Kernighan-Lin (KL) partitioning. It details procedures for each algorithm, emphasizing area constraints and node merging, with summaries indicating reductions in cutsize and improvements in balance. The results highlight significant enhancements in partitioning effectiveness across the algorithms.
The document outlines the VLSI (Very Large Scale Integration) design flow which involves various stages from defining specifications to clock tree synthesis, emphasizing the importance of logical design, functional verification, and physical layout. It covers critical aspects such as RTL synthesis, floorplanning, placement of standard cells and macros, power planning, and clock tree synthesis to achieve optimal design while ensuring performance and manufacturability. Additionally, the document differentiates between macros and IPs (intellectual properties), discussing their roles as reusable components in the chip design ecosystem.
Switched reluctance motors (SRM) operate on the principle of reluctance torque, featuring robust construction, high efficiency, and an absence of permanent magnets, leading to low costs. However, they require rotor position sensors, may produce high torque ripples, and generate acoustic noise. SRMs are applied in various sectors, including industrial drives, domestic appliances, and electric vehicles.
The document discusses variable frequency induction motor drives, detailing the methods of controlling motor speed through voltage source inverters (VSI) and current source inverters (CSI), highlighting their advantages and drawbacks. It explains closed-loop speed control mechanisms, regenerative braking, and dynamic braking methods for induction motors, as well as concepts of vector control for independent torque and flux management. Additionally, comparisons between VSI and CSI fed drives are provided, emphasizing their differences in reliability, cost, and operational flexibility.
Speed Control Of Synchronous Motor - Synchronous Reluctance MotorJason J Pulikkottil
The document discusses the speed control of synchronous motor drives, explaining the principles of synchronous motors and their operational modes. It highlights the use of variable frequency sources for speed control, the types of synchronous motors, and various starting methods, as well as the advantages and disadvantages of different operational modes. The document also covers the specifics of permanent magnet synchronous motors, including their construction, types, and control mechanisms.
This document provides an overview of solar PV systems for household applications, detailing the types (grid-connected and stand-alone systems), core components, and design considerations necessary for effective implementation. It also covers sizing solar panels and batteries based on household energy needs, as well as the selection criteria for inverters and charge controllers. Additionally, it addresses emergency power options, energy conservation techniques in lighting, and installation best practices.
The document discusses satellite communication technology that enables services like voice and video calls, internet, and television over long distances using satellites. It outlines the principles of operation, including signal transmission via uplinks and downlinks, and explains multiple access techniques such as FDMA, TDMA, and CDMA. Additionally, it covers optical fiber communication, detailing components such as photodetectors and the characteristics of various filters used in these systems.
A reluctance motor uses non-permanent magnetic poles induced on a ferromagnetic rotor to generate torque through magnetic reluctance, and it can deliver high power density at low cost. Various types of reluctance motors include synchronous, variable, and switched reluctance motors, each having specific constructions and operational principles. While they offer advantages like low maintenance and simple designs, they also face disadvantages such as high torque ripple and low efficiency.
![mo
d
u
l
e
p
r
o(
o
u
t
p
u
t
r
e
g[
3
:
0
]
Y
,
i
n
p
u
t
[
1
:
0
]
A
,
i
n
p
u
t
d
i
n
)
;
a
l
w
a
y
s
@(
Y
,
A
)
b
e
g
i
n
c
a
s
e
(
A
)
2
'
b
0
0:
b
e
g
i
nY
[
0
]
=d
i
n
;
Y
[
3
:
1
]
=0
;
e
n
d
2
'
b
0
1:
b
e
g
i
nY
[
1
]
=d
i
n
;
Y
[
0
]
=0
;e
n
d
2
'
b
1
0:
b
e
g
i
nY
[
2
]
=d
i
n
;
Y
[
1
:
0
]
=0
;
e
n
d
2
'
b
1
1:
b
e
g
i
nY
[
3
]
=d
i
n
;
Y
[
2
:
0
]
=0
;
e
n
d
e
n
d
c
a
s
e
e
n
d](https://image.slidesharecdn.com/verilogcodingexamplesofdigitalcircuits-240926104834-8492b8a5/85/Verilog-Coding-examples-of-Digital-Circuits-8-320.jpg)
![mo
d
u
l
e
p
r
i
o
r
i
t
y
e
n
c
(
e
n
,
i
,
y
)
;
i
n
p
u
t
e
n
;
i
n
p
u
t
[
3
:
0
]
i
;
o
u
t
p
u
t
[
1
:
0
]
y
;
a
s
s
i
g
ny
[
1
]
=
i
[
2
]
|
i
[
3
]
&
e
n
;
a
s
s
i
g
ny
[
0
]
=
i
[
1
]
|
i
[
3
]
&
e
n
;
e
n
d
mo
d
u
l
e](https://image.slidesharecdn.com/verilogcodingexamplesofdigitalcircuits-240926104834-8492b8a5/85/Verilog-Coding-examples-of-Digital-Circuits-10-320.jpg)
![D
E
C
O
D
E
R
mo
d
u
l
e
d
e
c
o
d
e
(
e
n
,
s
,
y
)
;
i
n
p
u
t
e
n
;
i
n
p
u
t
[
1
:
0
]
s
;
o
u
t
p
u
t
[
3
:
0
]
y
;](https://image.slidesharecdn.com/verilogcodingexamplesofdigitalcircuits-240926104834-8492b8a5/85/Verilog-Coding-examples-of-Digital-Circuits-11-320.jpg)
![a
s
s
i
g
ny
[
0
]
=
(
~
s
[
1
]
)
&
(
~
s
[
0
]
)
&
e
n
;
a
s
s
i
g
ny
[
1
]
=
(
~
s
[
1
]
)
&
(
s
[
0
]
)
&
e
n
;
a
s
s
i
g
ny
[
2
]
=
(
s
[
1
]
)
&
(
~
s
[
0
]
)
&
e
n
;
a
s
s
i
g
ny
[
3
]
=
(
s
[
1
]
)
&
(
s
[
0
]
)
&
e
n
;
e
n
d
mo
d
u
l
e
2b
i
t
MA
G
N
I
T
U
D
EC
O
MP
A
R
A
T
O
R](https://image.slidesharecdn.com/verilogcodingexamplesofdigitalcircuits-240926104834-8492b8a5/85/Verilog-Coding-examples-of-Digital-Circuits-12-320.jpg)
![mo
d
u
l
e
p
r
o
(
p
,
q
,
r
,
a
,
b
)
;
i
n
p
u
t
[
1
:
0
]
a
;
i
n
p
u
t
[
1
:
0
]
b
;
o
u
t
p
u
t
r
e
gp
,
q
,
r
;
a
l
w
a
y
s
@(
a
o
r
b
)
b
e
g
i
n
i
f
(
a
=
=
=
b
)
{
p
,
q
,
r
}
=
1
'
b
0
0
1
;
e
l
s
e
i
f
(
a
>
b
){
p
,
q
,
r
}
=
3
'
b
1
0
0
;
e
l
s
e
i
f
(
a
<
b
){
p
,
q
,
r
}
=
3
'
b
0
1
0
;
e
n
d
e
n
d
mo
d
u
l
e](https://image.slidesharecdn.com/verilogcodingexamplesofdigitalcircuits-240926104834-8492b8a5/85/Verilog-Coding-examples-of-Digital-Circuits-13-320.jpg)
![c
a
s
e
(
{
j
,
k
}
)
2
'
b
0
0
:
q
<
=
q
;
2
'
b
0
1
:
q
<
=
1
'
b
0
;
2
'
b
1
0
:
q
<
=
1
'
b
1
;
2
'
b
1
1
:
q
<
=
!
q
;
e
n
d
c
a
s
e
e
n
d
mo
d
u
l
e
S
Y
N
C
H
R
O
N
O
U
SC
O
U
N
T
E
R
mo
d
u
l
ec
o
u
n
t
e
r
(
c
l
k
,
r
s
t
,
c
o
u
n
t
)
;
i
n
p
u
t
c
l
k
,
r
s
t
;
o
u
t
p
u
t
r
e
g
[
2
:
0
]
c
o
u
n
t
;](https://image.slidesharecdn.com/verilogcodingexamplesofdigitalcircuits-240926104834-8492b8a5/85/Verilog-Coding-examples-of-Digital-Circuits-20-320.jpg)
![i
n
p
u
t
c
l
k
;
o
u
t
p
u
t
[
3
:
0
]
c
o
u
n
t
;
r
e
g
[
3
:
0
]
c
o
u
n
t
;
w
i
r
e
c
l
k
;
i
n
i
t
i
a
l
c
o
u
n
t
=
4
'
b
0
0
0
0
;
a
l
w
a
y
s
@(
n
e
g
e
d
g
e
c
l
k
)
c
o
u
n
t
[
0
]
<
=
~
c
o
u
n
t
[
0
]
;
a
l
w
a
y
s
@(
n
e
g
e
d
g
e
c
o
u
n
t
[
0
]
)
c
o
u
n
t
[
1
]
<
=
~
c
o
u
n
t
[
1
]
;
a
l
w
a
y
s
@(
n
e
g
e
d
g
e
c
o
u
n
t
[
1
]
)
c
o
u
n
t
[
2
]
<
=
~
c
o
u
n
t
[
2
]
;
a
l
w
a
y
s
@(
n
e
g
e
d
g
e
c
o
u
n
t
[
2
]
)
c
o
u
n
t
[
3
]
<
=
~
c
o
u
n
t
[
3
]
;
e
n
d
mo
d
u
l
e](https://image.slidesharecdn.com/verilogcodingexamplesofdigitalcircuits-240926104834-8492b8a5/85/Verilog-Coding-examples-of-Digital-Circuits-25-320.jpg)
![S
I
S
OS
h
i
f
t
r
e
g
i
s
t
e
r
mo
d
u
l
e
e
x
p
o(
i
n
p
u
t
c
l
k
,
c
l
e
a
r
,
s
i
,
o
u
t
p
u
t
r
e
g
[
3
:
0
]
s
o
)
;
r
e
g[
3
:
0
]
t
mp
;](https://image.slidesharecdn.com/verilogcodingexamplesofdigitalcircuits-240926104834-8492b8a5/85/Verilog-Coding-examples-of-Digital-Circuits-26-320.jpg)
![a
l
w
a
y
s
@(
p
o
s
e
d
g
e
c
l
k
)
b
e
g
i
n
i
f
(
c
l
e
a
r
)
b
e
g
i
n
t
mp
<
=
4
'
b
0
0
0
0
;
e
n
d
e
l
s
e
b
e
g
i
n
t
mp
<
=
t
mp
<
<
1
;
t
mp
[
0
]
<
=
s
i
;
s
o
=
t
mp
[
3
]
;
e
n
d
e
n
d
e
n
d
mo
d
u
l
e](https://image.slidesharecdn.com/verilogcodingexamplesofdigitalcircuits-240926104834-8492b8a5/85/Verilog-Coding-examples-of-Digital-Circuits-27-320.jpg)
![S
I
P
O
mo
d
u
l
e
p
r
o
p
t
(
c
l
k
,
c
l
e
a
r
,
s
i
,
p
o
)
;
i
n
p
u
t
c
l
k
,
s
i
,
c
l
e
a
r
;
o
u
t
p
u
t
[
3
:
0
]
p
o
;
r
e
g[
3
:
0
]
t
mp
;](https://image.slidesharecdn.com/verilogcodingexamplesofdigitalcircuits-240926104834-8492b8a5/85/Verilog-Coding-examples-of-Digital-Circuits-28-320.jpg)
![r
e
g[
3
:
0
]
p
o
;
a
l
w
a
y
s
@(
p
o
s
e
d
g
e
c
l
k
)
b
e
g
i
n
i
f
(
c
l
e
a
r
)
t
mp
<
=
4
'
b
0
0
0
0
;
e
l
s
e
t
mp
<
=
t
mp
<
<
1
;
t
mp
[
0
]
<
=
s
i
;
p
o
=
t
mp
;
e
n
d
e
n
d
mo
d
u
l
e](https://image.slidesharecdn.com/verilogcodingexamplesofdigitalcircuits-240926104834-8492b8a5/85/Verilog-Coding-examples-of-Digital-Circuits-29-320.jpg)
![P
I
P
O
mo
d
u
l
e
p
r
o
p
y
(
c
l
k
,
d
,
q
)
;
i
n
p
u
t
c
l
k
;
i
n
p
u
t
[
3
:
0
]
d
;
o
u
t
p
u
t
r
e
g[
3
:
0
]
q
;
a
l
w
a
y
s
@(
p
o
s
e
d
g
e
c
l
k
)
b
e
g
i
n
q
[
3
]
=
d
[
3
]
;
q
[
2
]
=
d
[
2
]
;](https://image.slidesharecdn.com/verilogcodingexamplesofdigitalcircuits-240926104834-8492b8a5/85/Verilog-Coding-examples-of-Digital-Circuits-30-320.jpg)
![q
[
1
]
=
d
[
1
]
;
q
[
0
]
=
d
[
0
]
;
e
n
d
e
n
d
mo
d
u
l
e
S
E
Q
U
E
N
C
ED
E
T
E
C
T
O
R](https://image.slidesharecdn.com/verilogcodingexamplesofdigitalcircuits-240926104834-8492b8a5/85/Verilog-Coding-examples-of-Digital-Circuits-31-320.jpg)
