Skip to content

Conversation

SuGlider
Copy link
Collaborator

@SuGlider SuGlider commented Apr 13, 2024

Description of Change

As pointed out by a user, ESP32 and ESP32S2 had their defaut pins changed to avoid issue with PSRAM and Flash (DIO/QIO) pins.
That was done in #8800 for 3.0.0.
But it was also imported as part of #9176 to 2.0.15.

This PR fixes and rolls back those Pin chenges.

Name ESP32 S2 S3 C3
UART0 RX SOC_RX0 3 44 44 20
UART0 TX SOC_TX0 1 43 43 21
UART1 RX RX1 26 -> 9 4 -> 18 15 18
UART1 TX TX1 27 -> 10 5 -> 17 16 19
UART2 RX RX2 4 -> 16 -- 19 --
UART2 TX TX2 25 -> 17 -- 20 --

Tests scenarios

Just CI.

Related links

@SuGlider SuGlider added the Peripheral: UART Related to the UART peripheral or its functionality. label Apr 13, 2024
@SuGlider SuGlider self-assigned this Apr 13, 2024
@SuGlider SuGlider closed this Apr 13, 2024
@SuGlider SuGlider deleted the SuGlider-patch-1 branch April 13, 2024 17:36
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Peripheral: UART Related to the UART peripheral or its functionality.
Projects
Development

Successfully merging this pull request may close these issues.

1 participant