Ignore:
Timestamp:
Mar 29, 2010, 7:59:20 PM (15 years ago)
Author:
[email protected]
Message:

2010-03-29 Chao-ying Fu <[email protected]>

Reviewed by Oliver Hunt.

MIPS JIT Supports
https://bugs.webkit.org/show_bug.cgi?id=30144

The following changes enable MIPS JIT.

  • assembler/MIPSAssembler.h: (JSC::MIPSAssembler::lbu): (JSC::MIPSAssembler::linkWithOffset):
  • assembler/MacroAssemblerMIPS.h: (JSC::MacroAssemblerMIPS::load8): (JSC::MacroAssemblerMIPS::branch8): (JSC::MacroAssemblerMIPS::branchTest8): (JSC::MacroAssemblerMIPS::setTest8): (JSC::MacroAssemblerMIPS::setTest32):
  • jit/JIT.h:
  • jit/JITInlineMethods.h: (JSC::JIT::preserveReturnAddressAfterCall): (JSC::JIT::restoreReturnAddressBeforeReturn):
  • jit/JITOpcodes.cpp:
  • jit/JITStubs.cpp: (JSC::JITThunks::JITThunks):
  • jit/JITStubs.h: (JSC::JITStackFrame::returnAddressSlot):
  • wtf/Platform.h:
File:
1 edited

Legend:

Unmodified
Added
Removed
  • trunk/JavaScriptCore/assembler/MIPSAssembler.h

    r55633 r56759  
    393393    }
    394394
     395    void lbu(RegisterID rt, RegisterID rs, int offset)
     396    {
     397        emitInst(0x90000000 | (rt << OP_SH_RT) | (rs << OP_SH_RS)
     398                 | (offset & 0xffff));
     399        loadDelayNop();
     400    }
     401
    395402    void lw(RegisterID rt, RegisterID rs, int offset)
    396403    {
     
    858865                1:
    859866
    860                 Note: beq/bne/bc1t are converted to bne/beq/bc1f.
     867                Note: beq/bne/bc1t/bc1f are converted to bne/beq/bc1f/bc1t.
    861868            */
    862869
     
    868875                else if ((*insn & 0xffff0000) == 0x45010000) // bc1t
    869876                    *insn = 0x45000005; // bc1f
     877                else if ((*insn & 0xffff0000) == 0x45000000) // bc1f
     878                    *insn = 0x45010005; // bc1t
    870879                else
    871880                    ASSERT(0);
Note: See TracChangeset for help on using the changeset viewer.